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Abstract 
A novel design methodology for the successful implementation of high efficiency class 
E frequency multipliers is presented in this work. An innovative class E configuration 
is proposed for a frequency tripler that provides an advantage over the conventional 
designs, by allowing a 50 % duty cycle drive with a realisable load for 100 % DC-to-RF 
efficiency operation. 
A novel quantitative analysis of class E networks is developed that aids in the rapid 
yet accurate assessment of circuit performance. The first-order analysis provides an in-
tuitive evaluation of class E operation and harmonic content of the switch waveforms. 
The analysis is shown to be applicable to both class E amplifiers and multipliers, pro-
viding closed-form equations for an intelligent first design. The proposed class E tripler 
configuration is evaluated using this technique and is shown to be a practically viable 
solution for achieving high DC-to-RF efficiency. 
Techniques involved in the design and implementation of the novel frequency tripler are 
investigated, and three microstrip circuits are presented that provide high drain effi-
ciency, high unwanted harmonic rejection and low DC power consumption. Innovative 
design of the input matching circuit that exploits the nonlinear input capacitance of 
the device, and the output matching circuit that simultaneously provides appropriate 
harmonic terminations and unwanted harmonic rejection, ensure a simultaneously high 
achievable conversion gain and DC-to-RF efficiency. Practical demonstration of the 
three novel circuits display the highest reported DC-to-RF efficiency and conversion 
gain for microwave frequency triplers to date. Trade-offs between circuit complexity, 
size and simultaneously achievable high efficiency and high conversion gain are identified 
and elucidated with the three novel designs. 
ii 
Contents 
Acknowledegments 
List of Figures 
List of Tables 
List of Principal Symbols 
List of Principal Abbreviations 
1 Introduction 
1.1 Frequency Multiplier Applications 
1.2 Principles of Frequency Multiplication 
Passive Frequency Multipliers . 1.2.1 
1.2.2 Active Frequency Multipliers 
1.3 Frequency Multipliers - A Review .. 
vi 
viii 
xvi 
xvii 
xx 
1 
2 
6 
7 
9 
13 
1.3.1 Nonlinear Mechanisms of a FET for Harmonic Generation. 13 
1.3.2 
1.3.3 
1.3.4 
Classical Frequency Multipliers .......... . 
Load/Source Pull design for Frequency Multipliers 
High Efficiency Frequency Multipliers 
1.4 Contributions and Outline of the Thesis ... 
17 
21 
26 
34 
iii 
2 Class E Circuit Analysis 
2.1 Introduction ..... . 
2.2 Analysis of Class E Amplifiers. 
2.3 
2.4 
2.5 
2.2.1 
2.2.2 
2.2.3 
2.2.4 
2.2.5 
Assumptions . . . . . . 
Derivation of Switch Current and Voltage Waveforms 
Derivation of Load Impedance, ZL 
Waveform Parameters 
Output Power. . . . . 
Experimental Verification - Class E Amplifier 
Overview of Conventional Class E Tripler . . 
Overview of Novel Class E Multiplier Topology 
2.6 Analysis of Novel Class E Tripler with 50% 
Du ty Cycle Drive . . 
2.6.1 
2.6.2 
2.6.3 
2.6.4 
2.6.5 
Assumptions 
Derivation of Switch Current and Voltage Waveforms 
Derivation of Load Impedance, ZL 
Waveform Parameters 
Output Power. . . . . 
2.7 Analysis of General Switching circuit operating at any 
Duty cycle ........................ . 
2.8 Conclusions 
3 Novel Class E Tripler - Design Techniques 
3.1 Introduction ................. . 
Contents 
36 
36 
38 
39 
40 
45 
45 
46 
47 
49 
52 
54 
54 
54 
60 
61 
62 
63 
63 
66 
66 
iv 
3.2 Active Device and Nonlinear Model. 
3.3 Choice of Implementation 
3.4 Design Considerations . . 
3.4.1 
3.4.2 
3.4.3 
3.4.4 
Number of Harmonics 
Output Network 
Input Network . 
Bias Point and Bias Network 
3.5 Circuit Implementation 
3.5.1 
3.5.2 
3.5.3 
3.5.4 
Tripler Design 1 
Tripler Design 2 
Tripler Design 3 
Discussion. 
3.6 Conclusions.... 
4 Realisation and Evaluation of the Novel 
Frequency 'Iriplers 
4.1 
4.2 
4.3 
4.4 
Introduction ... 
Circuit Fabrication 
Measurement Setup 
Experimental Characterisation 
4.4.1 
4.4.2 
4.4.3 
Tripler Design 1 
Tripler Design 2 
Tripler Design 3 
4.5 Conclusions ...... . 
Contents 
67 
71 
74 
75 
79 
80 
83 
84 
86 
92 
98 
103 
105 
107 
107 
107 
109 
110 
110 
119 
127 
135 
5 Conclusions and Future Work 
5.1 Summary and Conclusions .. 
v 
5.2 Recommendations for Future Work. 
5.2.1 
5.2.2 
5.2.3 
Higher Frequency Tripler 
Broadband Design .... 
Higher Order Multiplication Factors 
A Analysis of Conventional Class E Tripler 
A.O.4 Assumptions . . . . . . . . . . . . 
A.O.5 Derivation of Switch Current and Voltage Waveforms 
A.O.6 Derivation of Load Impedance, ZL 
A.O.7 Output Power ........... . 
B Data Sheet - FPD750 pHEMT device 
C TOM3 Model for FPD750 pHEMT device 
D Stepped Impedance Stub 
E Circuit Dimensions 
F Publications 
References 
Contents 
137 
137 
141 
141 
142 
142 
144 
145 
145 
149 
151 
152 
155 
160 
163 
165 
166 
vi 
Acknowledegments 
First and foremost I thank my supervisors, Professor Ian Hunter and Professor Roger 
Pollard for all their guidance and assistance throughout the course of this work. Their 
expert advice and valued input were always at hand, and their patient encouragement 
and support was always appreciated. 
I also thank Filtronic plc. for providing sponsorship for this research project. My 
heartfelt gratitude goes to Wolfgang Bosch, Mustafa Akkul, Jim Mayock and Eamonn 
Gilmartin for dedicating much of their time and effort in providing both technical 
advice and practical assistance during the course of the project. A special thank you 
to Eamonn for 'selling' me the discrete devices on the black market! 
My four years at the IMP have truly been an enlightening and enjoyable experience for 
the excellent crew that I had the privilege to work with. In particular, I am indebted 
to Dr. Chris Wood for all the encouragement and support, for help in designing the 
filters, the photographs of the device and the many, many hours spent at the bonding 
machine (I assure you your eyesight will be back to normal). The accomplished bonding 
shown within are thanks to him. My appreciation extends to Dr. David Denis and Dr. 
Mohammed Zewani for always being ready and willing to impart guidance from their 
vast banks of knowledge and experience in almost everything! A special thank you to 
David for the all the help in taming ADS. A big thank you to Dr. Neil Bourhill for 
inspirational chats in everything from FPGAs to jaffa cakes, and for falling for every 
single one of my April Fools pranks. A special mention goes to Anil Asokan and Hoda 
Heshmati for all their support and screaming with me on this roller-coaster of a ride. 
I would like to thank Margaret Quirke for her constant encouragement, help with 
administration, finding me a part-time job and introducing me to cider. My sincere 
gratitude also goes to Nick Banting and Terry Moseley in the workshop for circuit 
vii Acknowledegments 
fabrication, friendship and support. 
A very special mention goes to my friends Sedef, Sarah, Arjumand, Demelza, and 
Agomoni for blessing me with true friendship and believing in me all these years. True 
friends really are the ones who know you inside out, and still love you anyway! 
I would not have been able to come this far without the unwavering love and encourage-
ment from my parents. It simply would not have been possible without their support 
both emotionally and financially, and I would like to thank them for keeping me well-
fed throughout my years at university. I would like to extend my heartfelt gratitude 
to Chris Wood for being my rock, and always being there to give a shoulder to cry on, 
though I could not reach, and being a punch-bag that would always punch me right 
back. Finally, a very special thank you to Pallavi Sandhiya, a.k.a. Didi, for helping 
me wi th everything I know, from riding a bike to nonlinear circuit design. Thank you 
for always showing me how, and then showing me how it is done better. It has been a 
pleasure being your sidekick. ge. 
viii 
List of Figures 
1.1 Basic transmitter architecture. ..... . 3 
1.2 Dual-conversion transmitter architecture. 3 
1.3 Full 3600 phase control for each element of a phased array antenna. . 4 
1.4 Block diagram of CPFSK and then GMSK direct modulator with incor-
porated frequency multiplier. .. . . . . . . . . . . . . . . . . . . . . .. 5 
1.5 Schematic representation of a phased array antenna using frequency mul-
tipliers for reduced number of phase shifters. ............... 6 
1.6 Generic diode frequency multiplier circuit configuration. 8 
1.7 Large signal equivalent circuit of a MESFET. . . . . . . . . . . . . . .. 10 
1.8 Generic FET frequency multiplier circuit configuration. 11 
1.9 Harmonic Balance operation by dividing a circuit into linear and nonlin-
ear subcircuits. . . . . . . . . . . . . . . . . 14 
1.10 Dual-gate FET doubler circuit test set-up .. 15 
1.11 Ideal classical FET frequency multiplier ... 17 
1.12 Ideal waveforms of the classical FET frequency multiplier. 18 
1.13 Harmonic components of the drain current as a function of duty cycle 
for classical multipliers. ........................... 19 
1.14 HEMT tripler topology with fundamental rejection feedback. 21 
ix List of Figures 
1.15 GaAs frequency doubler with external feedback at /0 and/or 2/0. . . .. 23 
1.16 Simple representation of an Nth harmonic class E frequency multiplier. 29 
1.17 (a) Output power, (b) Output power capability and (c) Load angle as a 
function of duty cycle for a Class E doubler. . . . . . . . . . . . . . . .. 30 
1.18 Output power capability of a Class E tripler as a function of duty cycle D. 32 
2.1 Simple equivalent circuit of a Class E amplifier ............ 39 
2.2 Harmonic composition of square waveforms for determining G(20). 42 
2.3 (a) Switch current id (solid), and capacitor current le (dashed) and (b) 
switch current Id (solid), and switch voltage Vd (dashed) of a class E 
amplifier. (Normalised to iDC = 1, wC = 1). .............. 44 
2.4 Schematic layout of the fabricated 100 MHz lumped class E amplifier. 47 
2.5 Photograph of the fabricated 100 MHz class E amplifier ......... 48 
2.6 Measured gain, drain efficiency and PAE of the fabricated 100 MHz 
lumped class E amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 
2.7 Measured output power and second harmonic rejection of the fabricated 
100 MHz lumped class E amplifier. . . . . . . . . . . . . . . . . . . . .. 49 
2.8 Input drive requirements for a conventional class E multiplier showing 
a larger input drive (dashed) is required for better switch off of the 
FET with consequent higher maximum voltage that can lead to forward 
conduction of the gate. . . . . . . . . . . . . . . . . . . . . . . . . . . .. 50 
2.9 (a) Switch current id (solid), and capacitor current le (dashed) and (b) 
switch current Id (solid), and switch voltage Vd (dashed) of the conven-
tional class E tripler with 16.7% duty cycle. (Normalised to lDC = 1, 
wC = 1).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 51 
2.10 Boundaries of the I-V characteristics of a FET for operation as a switch. 52 
x List of Figures 
2.11 (a) Switch current Id (solid), and capacitor current le (dashed) and (b) 
switch current id (solid), and switch voltage Vd (dashed) of the conven-
tional class E tripler with 50% duty cycle. (Normalised to iDC = 1, 
wC = 1).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 53 
2.12 Idealized circuit of the proposed Class E tripler .. 53 
2.13 Harmonic composition of square waveforms in order to determine G4 ((}). 56 
2.14 (a) Switch current id (solid), and capacitor current ie (dashed) and (b) 
switch current id (solid), and switch voltage Vd (dashed) of the novel 
class E tripler. (Normalised to iDC = 1, wC = 1). . . . . . . . . . . . .. 59 
2.15 Optimum impedances of the required harmonic at 3 GHz and unwanted 
harmonics at 1 GIb, 2 GHz, and 4 GHz as a function of output shunt 
capacitance C in the load network for the novel class E tripler. . . . .. 61 
2.16 Optimum impedances of the required harmonic at 3 GHz and unwanted 
harmonics at 1 GHz, 2 GHz, and 4 GHz as a function of output shunt 
capacitance C in the load network of the conventional class E tripler. . 61 
2.17 Harmonic composition of any switching function with a duty of /;r. .. 64 
3.1 Cross section of a typical pHEMT device (not to scale). ... . . . . .. 68 
3.2 (a) Measured and modelled DC I-V curves and (b) detailed measured 
and modelled DC I-V curves around VDS = 0 for a Filtronic FPD750 
pHEMT device. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 70 
3.3 Measured (solid) and modelled [supplied by manufacturerJ (dashed) in-
sertion loss of the series LC filter, centred at 300 MHz. . . . . . . . . .. 72 
3.4 Microstrip geometry showing electric and magnetic field lines traversing 
both EoEr (dielectric permittivity) and Eo (free space permittivity). ... 72 
3.5 Example of a MIC circuit demonstrating device and component attach-
ment. 75 
xi List of Figures 
3.6 Ideal (solid) and 4, 5 and 6-harmonic approximation (dashed) of the 
drain (a) current and (b) voltage waveforms of the proposed Class E 
tripler ................... . 
3.7 Nonlinear intrinsic input capacitance, Cgs , of the FPD750 pHEMT de-
78 
vice plotted as a function of intrinsic gate-source voltage, Vgsi , and drain-
source voltage, Vdsi (as obtained from the TOM3 model). .. . . . . .. 81 
3.8 (a) Schematic representation of the bias network implemented for the 
input and output networks of the first generation triplers and (b) simu-
lated insertion loss (red) and measured insertion loss of the output load 
network with all decoupling capacitors in place (blue) and with only the 
24 pF and 100 pF decoupling capacitors in place (green), clearly showing 
variation of the load network response with capacitors. . . . . . . . . .. 84 
3.9 (a) Schematic representation of the bias network implemented for the 
input and output networks of the tripler and (b) simulated return loss 
(solid) and insertion loss (dotted) of the bias network in 50 n showing 
isolation of the bias from the matching network at the harmonics.. . .. 85 
3.10 Schematic of the output matching network for tripler design 1. ..... 87 
3.11 (a) Simulated harmonic impedances presented to the drain terminal 
of the device by the output matching network, and (b) simulated S-
parameters of the the output matching network of tripler design 1. . .. 87 
3.12 Schematic of a potential input matching network for tripler design 1. .. 88 
3.13 Richards theorem: (a) a unit element (U.E.) of characteristic impedance 
zo and delay T, (b) driving point impedance z(..\) and (c) extraction of 
U .E.s in cascade. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 89 
3.14 Schematic of the input matching network for tripler design 1. . . . . .. 91 
3.15 Complete Microstrip layout of tripler design 1 (not to scale). ...... 92 
xii List of Figures 
3.16 Time domain simulations of (a) drain voltage waveform (b) input drive 
waveform (c) drain current waveform and (d) output power spectrum of 
tripler design 1, biased at Vaa=-1.9 V and Vvv=O.4 V, and (e) output 
power at 310, conversion gain, drain efficiency and PAE as a function of 
input power level. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 93 
3.17 Schematic of the output matching network for tripler design 2. ..... 95 
3.18 (a) Simulated harmonic impedances presented to the drain terminal 
of the device by the output matching network, and (b) simulated S-
parameters of the the output matching network of tripler design 2. 95 
3.19 Complete Microstrip layout of tripler design 2 (not to scale). ...... 96 
3.20 Time domain simulations of (a) drain voltage waveform (b) input drive 
waveform (c) drain current waveform and (d) output power spectrum of 
tripler design 2, biased at Vaa=-1.57 V and Vv v=0.8 V, and (e) output 
power at 310, conversion gain, drain efficiency and PAE as a function of 
input power level.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 97 
3.21 Schematic of the output matching network for tripler design 3. .. . . . 100 
3.22 (a) Simulated harmonic impedances presented to the drain terminal 
of the device by the output matching network, and (b) simulated S-
parameters of the the output matching network of tripler design 3. 100 
3.23 Schematic of the input matching network for tripler design 3. . . . . . . 101 
3.24 Complete Microstrip layout of tripler design 3 (not to scale). ...... 101 
3.25 Time domain simulations of (a) drain voltage waveform (b) input drive 
waveform (c) drain current waveform and (d) output power spectrum of 
tripler design 3, biased at Vaa=-1.48 V and Vvv=0.75 V, and (e) output 
power at 310, conversion gain, drain efficiency and PAE as a function of 
input power level.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 
xiii List of Figures 
4.1 Aluminium ground block designed to house a bare-die FPD750 pHEMT 
device and the fabricated RT /Duroid input and output matching circuits, 
in order to minimise the parasitic effects introduced through intercon-
nections between the circuit and device (not to scale). . . . . . . . . . . 108 
4.2 Photograph of the FPD750 bare-die pHEMT device bonded to the ex-
ternal matching networks and aluminium ground block. . . . . . 109 
4.3 Measurement setup of the hybrid MIC class E frequency triplers. 110 
4.4 Photograph of the fabricated hybrid MIC implementation of Frequency 
Tripler Design 1. The circuit measures 7.5 cm by 11.5 cm. . . . . . . . . 113 
4.5 Tripler Design 1: Measured (a) Drain efficiency vs. drain bias (VDD) and 
input power level for Vaa = -1.9 V, and (b) contour plot of the same. 
Maximum efficiency is achieved at VDD = 0.5 V at an input power level 
of 3.2 dBm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 
4.6 Tripler Design 1: Measured (a) Drain efficiency vs. gate bias (Vaa) and 
input power level for VDD = 0.5 V, and (b) contour plot of the same. 
Maximum efficiency is achieved at Vaa = -1.9 V at an input power level 
of 3.2 dBm ................................... 115 
4.7 Tripler Design 1: Measured (a) Drain efficiency, Power-Added-Efficiency 
and Gain vs. Input power and (b) Output power at 3fo and unwanted 
harmonic rejection levels at optimum bias levels of Vaa = -1.9 V and 
VDD = 0.5 V .................................. 116 
4.8 Tripler Design 1: Measured output power spectrum at optimum bias of 
Vaa = -1.9 V and VDD = 0.5 V and input power level of 3.2 dBm. 
Harmonic rejection levels are better than 23 dBc. . . . . . . . . . . . . . 117 
4.9 (a) Modelled and measured impedances presented to the device by the 
output matching network at the required harmonic, 3fo, and unwanted 
harmonics, fo, 2fo and 4fo at fo = 1 GHz and (b) measured at fo = 0.99 
GHz and modelled at fo = 1 GHz. ..................... 118 
xiv List of Figures 
4.10 Photograph of the fabricated hybrid MIC implementation of Frequency 
Tripler Design 2. The circuit measures 7.5 cm by 12.1 cm. . . . . . . . . 121 
4.11 Tripler Design 2: Measured (a) Drain efficiency vs. drain bias (VDD) and 
input power level for Vea = -lA V, and (b) contour plot of the same. 
Maximum efficiency is achieved at VDD = 0.8 V at an input power level 
of -0.3 dBm ................................... 122 
4.12 Tripler Design 2: Measured (a) Drain efficiency vs. gate bias (Vac) and 
input power level for VDD = 0.8 V, and (b) contour plot of the same. 
Maximum efficiency is achieved at Vea = -lA V at an input power level 
of -0.3 dBm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123 
4.13 Tripler Design 2: Measured (a) Drain efficiency, Power-Added-Efficiency 
and Gain vs. Input power, and (b) Output power at 3fo and unwanted 
harmonic rejection levels at optimum bias levels of Vee = -1.4 V and 
VDD = 0.8 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124 
4.14 Tripler Design 2: Measured output power spectrum at optimum bias of 
Vac = -lA V and VDD = 0.8 V and input power level of -0.3 dBm. 
Harmonic rejection levels are better than 34 dBc. . . . . . . . . . . . . . 125 
4.15 Tripler Design 2: Modelled and measured impedances presented to the 
device by the output matching network at the required harmonic, 3fo, 
and unwanted harmonics, fo, 2fo and 4fo. . . . . . . . . . . . . . . . . . 126 
4.16 Photograph of the fabricated hybrid MIC implementation of Frequency 
Tripler Design 3. The circuit measures 9.1 cm by 13.2 cm. . . . . . . . . 129 
4.17 Tripler Design 3: Measured (a) Drain efficiency vs. drain bias (VDD ) and 
input power level for Vea = -1.35 V, and (b) contour plot of the same. 
Maximum efficiency is achieved at VDD = 0.9 V at an input power level 
of 3.7 dBm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 
4.18 Tripler Design 3: Measured (a) Drain efficiency vs. gate bias (Vea) and 
input power level for VDD = 0.9 V, and (b) contour plot of the same. 
Maximum efficiency is achieved at Vee = -1.35 V at an input power 
level of 3.7 dBm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 
xv List 0/ FiguT'f'.~ 
.1.1!1 Tripl<>r Design 3: Measured (a) Drain efficiency, Power-Added-Efficiency 
and Gain vs. Input power, and (b) Output power at 3/0 and unwanted 
harmonic rejection levels at optimum bias levels of V cc = -1.35 V and 
\/[)[) = 0.9 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132 
4.20 Tripler Df.'Sign 3: Measured output power spectrum at optimum bias of 
\1(;(; = -1.35 V and VDD = 0.9 V and input power level of 3.7 dBm. 
Harmonic rejection levels are better than 19.5 dBe. . . . . . . . . . . . . 133 
4.21 Tripler Design 3: Modelled and measured impedances presented to the 
<\pvicp by the output matching network at the required harmonic, 3/0 
and unwanted harmonics, /0, 2/0 and 4/0. . . . . . . . . . . . . . . . . . 134 
5.1 Time domain simulations of (a) drain voltage waveform (b) input drive 
wav{'form (c) drain current waveform and (d) output power spectrum of 
a 12 GHz tripler adopting design 3, biased at Vcc=-1.7V and VDD=1.16V.142 
A. t Simpl(' t'quivalent circuit of a Class E amplifier ............... 144 
A.2 Harmonic composition of rectangular waveforms in order to determine 
(;4(0) . ..................................... 147 
A.3 (a) Switch current Id (solid), and capacitor current le (dashed) and (b) 
switch current Id (solid), and switch voltage Vd (dashed) of the conven-
tional class E tripler. (Normalised to IDc = 1, wC = 1) .......... 150 
D.l Schematic of the stepped impedance resonator of characteristic impedances 
h. and h2, with each section of length l. . . . . . . . . . . . . . . . . . . 161 
xvi 
List of Tables 
1.1 Summary of previolL';ly published results for frequency triplers. . . . .. 33 
3.1 The impact of limiting the number of controlled harmonics on DC/RF 
pfficiency of the novel class E tripler .................... , 78 
3.2 Sensitivity Analysis of the Tripler Designs - percentage change in tripler 
perfornllUlce with 1 % change in the most sensitive circuit parameters. . 105 
4.1 A comparison of previously published results for frequency triplers and 
the results obtained in this work. . . . . . . . . . . . . . . . . . . . . . . 136 
5.1 x5 Multiplier: Switch waveforms and associated load angles for the con-
v('ntional da.'lS E configuration and two novel configurations. 143 
C.l External parasitic values of the FPD750 pHEMT device. . . . . . . . . . 155 
E.l Dimen."ions of the transmission lines constituting the matching networks 
of Tripler design 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163 
E.2 Dimensions of the transmission lines constituting the matching networks 
of Tripler design 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164 
E.3 Dimensions of the trrulsmission lines constituting the matching networks 
of Tripler design 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1601 
xvii 
List of Principal Symbols 
(' 
(", 
10 
/IF 
ho 
!,nox 
gm 
" 
Toc 
Capacitance 
Output power capability 
Drain source capacitance 
Gate drain capacitance 
Gate source capaci tance 
Fundamental frequency 
Intermediate frequency 
Local oscillator frequency 
Maximum frequency for ideal class E behaviour 
Cut-off frequency 
Cut-off frequency for a transmission line 
RF frequency 
Output conductance 
Transconductance 
Height of substrate 
DC current 
Drain source current 
Drain current 
Output current 
Current through the fundamental resonator 
Current through the capacitor 
Inductance 
Drain inductance 
Gate inductance 
xviii List DJ Principal Symbols 
L .• Source inductance 
N Multiplication factor 
J 'pc DC power consumed 
I'm Input Power 
J'ollt Output Power 
Hd Drain resistance 
Rg Gate resistance 
H .• Source resistance 
'f Time period 
VI)!) DC Drain supply voltage 
\/D.., DC drain source voltage 
\tc-;c: DC Gate supply voltage 
Vd Drain voltage 
\Id.. Drain source voltage 
\/ 9 Gate voltage 
v" Pinch-off voltage 
1/' Width of transmission line 
hO Characteristic impedance 
hI. Load impedance 
h. fI Input impedance 
I't Load reflection coefficient 
rH Source reflection coefficient 
TIDe/ Rf' DC-to-RF efficiency 
T1<>I'rrall Overall efficiency 
(rlf Effective permittivity 
(0 Free space permittivity 
(r Relative permittivity 
/),fi, Phase shift 
A Wavelength 
.\0 Wavelength in free-space 
Ag Guided wavelength 
0 Electrical length 
xix 
Conduction angle 
Angular frequency 
List of Principal Symbols 
xx 
List of Principal Abbreviations 
2DEG 
ADS 
AIGaAs 
BPF 
CAD 
CDMA 
CMOS 
CPFSK 
FET 
GllAs 
GMSK 
GPS 
liB 
IIEMT 
IIPF 
IlPBW 
IEEE 
IF 
InGaAs 
LO 
LPF 
MESFET 
MIC 
MMIC 
Two Dimensional Electron Gas 
Advanced Design System 
Aluminium Gallium Arsenide 
Band Pass Filter 
Computer Aided Design 
Code Division Multiple Access 
Complementary Metal Oxide Semiconductor 
Continuous Phase Frequency Shift Keying 
Field Effect Transistor 
Gallium Arsenide 
Gaussian Minimum Shift Keying 
Global Positioning System 
Harmonic Balance 
High Electron Mobility Transistor 
High Pass Filter 
Half Power Beam Width 
Institute of Electronic and Electrical Engineers 
Intermediate Frequency 
lndium Gallium Arsenide 
Local Oscillator 
Low Pass Filter 
Metal Semiconductor Field Effect Transistor 
Monolithic Integrated Circuit 
Monolithic Microwave Integrated Circuit 
PAE 
pllEMT 
PLL 
HF 
HFC 
HFID 
S 
S~IA 
SRO 
TEM 
T()~l 
VCO 
WLA~ 
xxi List of Principal Abbrwiations 
Power Added Efficiency 
Pseudomorphic High Electron Mobility Transistor 
Phase Locked Loop 
Radio Frequency 
Radio Frequency Choke 
Radio Frequency Identification 
Scattering Parameter 
Sub Miniature Adaptor 
Step Recovery Diode 
Transverse Electr<rMagnetic 
Triquint's Own Model 
Voltage Controlled Oscillator 
Wireless Local Area Network 
1 
Chapter 1 
Introduction 
Wireless communication systems have seen phenomenal and unprecedented growth in 
the last two decades. Mobile wireless systems such as cellular telephony, wireless remote 
sensing, radio frequency identification (RFID) and global positioning systems (GPS) 
have seen increased interest and research in recent years. Mobile and satellite commu-
nications in particular have become an integral part of daily life, with the number of 
mobile subscribers outstripping that predicted a decade ago, and increasingly higher . 
demands being placed on satellite-based video, telephone and data communication sys-
tems. Newer generation satellite systems have undergone an increase in frequency of 
operation from C-band to X-band in order to provide higher data rates and more facil-
ities, with current trends extending this further into the Ka-band. 
One of the most cri tical design aspects of mobile wireless systems is to facilitate efficient 
use of valuable electrical power resources by minimising power wasted as heat. This is 
driven by the need to lower the cost of system operation and services, whilst providing 
reliable service and maintaining excellent quality. Effective thermal waste management 
in power-critical systems reduces the amount of heat generated from inefficient power 
usage, and not only conserves valuable battery or solar cell power, but also prevents 
thermal degradation of electronic devices [1]. 
Whil t power amplifiers have seen consistent and detailed investigation into optimum 
design and high efficiency techniques, frequency multipliers have been relatively over-
look d both in terms of optimum design procedures and high efficiency consideration. 
Higher order multipliers in particular have been neglected in favour of doublers due 
to arduous design, higher circuit complexity, and lower achievable gain and efficiency. 
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Load-pull techniques to overcome these obstacles remain dependent on trial-and-error 
iterations and lack a definite mathematical treatment. 
This work presents a detailed design methodology for a novel configuration of high 
efficiency Class E frequency multiplier. A novel mathematical analysis of Class E 
networks is presented, and a definitive approach to the design of high efficiency higher 
order multipliers is provided. It is backed up by nonlinear simulations of the novel high 
efficiency multiplier and is demonstrated with the successful design and implementation 
of high efficiency triplers. 
1.1 Frequency Multiplier Applications 
The most common use of frequency multipliers is as part of signal generating circuitry 
in el ctronic systems. This involves the implementation of frequency multipliers to 
extend the frequency range of low-frequency oscillators. In communications systems, 
the local oscillator (LO) signal in a transceiver is required for purposes of up/down 
conversion. A vital factor in obtaining a high performance communication link is the 
availability of a LO signal that is free from spurious frequencies. It becomes, however, 
increasingly difficult to meet the stringent phase noise specifications and stability at 
higher frequencies with a fundamental oscillator. A common and preferred solution 
is to gen rate a low-frequency (typically below 2 GHz), low-phase noise signal from a 
high Q fundamental oscillator, and multiply the frequency up to the required level by 
a superseding frequency multiplier, or frequency multiplier chain as shown in Figure 
1.1. This technique is also used for LO generation for mixers within test instruments 
or fr quency synthesisers [2J. The output power level of the LO signal required for the 
mixer ranges from approximately 0 dBm for active mixers, to +17 dBm for passive 
mixers [3J. 
Frequency multipliers also find application in dual-conversion transmitters [4, 5], where 
up-conversion is performed in two stages instead of one, to obtain a higher intermediate 
frequency (IF) thus easing the design of highly-selective filters and avoiding excessive 
LO I akage at the output [5J. Using a frequency multiplier to provide a coherent LO 
signal for the second stage of up-conversion enables a reduction in components as only 
a single oscillator is needed, as shown in Figure .1.2. Frequency multipliers also find 
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Figure 1.1: Basic transmitter architecture. 
application in both transmitter and receiver sections of transceivers suitable for WLAN 
IEEE 802.llb standard [6] and wireless transceivers for CDMA [7]. 
f'FI 
Local 
Oscillator 
Anlcnnn 
Mixer I nrF Mixer 2 IlI'F 
Figure 1.2: Dual-conversion transmitter architecture [5]. 
Frequency multipliers can be used not only to mitigate the design of high-frequency 
oscillators but also the design of driver circuits at high frequencies in transmitters [2]. 
It has been shown that the drive of a Class E amplifier can be miniaturised and made 
more efficient by r placing the sole CMOS driver circuit operating at high frequencies , 
with a driver stage consisting of a CMOS driver operating at low frequencies followed 
by a frequency multiplier [8]. The output of the CMOS driver is relaxed to a lower 
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current amplitude at a lower frequency, with the frequency multiplier providing the 
gain needed to switch the large input capacitance of the Class E amplifier. 
A useful consequence of frequency multiplication is the associated multiplication in 
phase. A signal defined as sin(wt + cjJ) (where cjJ is the relative phase shift), when 
multiplied by a integer number N, is . given as sin(Nwt + NcjJ) . This corresponding 
phase multiplication can be exploited to extend the phase control range of phased array 
antennas [9],[10]. Adaptive antenna combining for performance improvement of high 
speed wireless networks such as WLANs has been suggested. However, the achievable 
linear phase control range of phase shifters is limited by the simultaneous requirements 
of low loss, low control complexity and low amplitude variations. This is circumvented 
by providing a fractional phase shift range (eg. 00 to 900) from a phase shifter that 
satisfies the above requirements, and then providing the full 00 to 3600 phase shift 
through subsequent phase multiplication via two cascaded doublers as shown in Figure 
1.3. 
Mixer 
.-~:!x~:~ --) t;" ~ 0.HG1~7. V M>91 .. 360 
'. 
I~ ~J 2.2 CH", _~) 4.4, Gllt. 
1._: A<I>-0 .. 360 
--]::~ .. -
I'-~ -~-} 1.1 GH7. --) 2.2 Gib: "'<1>9> .. 180' '~r 
[ 
Pha.~c ] 
Shiftcr 
<\0>9) .. 90' 
---7f~:-"- , 
E
'-I.., f •. o - l.l(, Ii>-. 
Local 
"9 Oscillator 
Figure 1.3: Full 3600 phase control for each element of a phased array antenna [9]. 
The technique of extending the range of phase shifters is also implemented in Continuous 
Phase Frequency Shift Keying (CPFSK) modulators to combine modulation techniques 
and frequency translation [11]. Here, a phase shifter of range 0 to 2-rr/N radians is fed 
by a stable reference signal of frequency 1/ N of the eventual carrier frequency. The 
phase of this signal is continuously modulated over a phase range of ±-rr / N radians by 
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a baseband modulation generator. This modulated CPFSK signal is then multiplied 
up to the required carrier frequency by an Nth-order frequency multiplier to provide 
the full ±7r radian rang, as shown in Figure 1.4. This signal can then be fed to a PLL 
incorporating a Gaussian filter to provide a GMSK (Gaussian Minimum-Shift Keying) 
signal via a vca. 
Pbase Lockcd Loop 
Mixerll'bn8e LPF 
Subharmonic '--2n:IN] -1--X -N -~, _' fl~;~rr -f"l" -~ Reference -.- CPM :---/\./'" "-"--' 
_._----.: - .. 
crSK Modulator 
f •• 
Modulator 
naseb~:u~ina~~~;.E ~ • • 
Raseband Binary Generator 
Clock- -'. 
----' 
veo '9Ul 
------.-----------~ 1 
GMSK Modulated 
Output 
Figure 1.4: Block diagram of CPFSK and then GMSK direct modulator with incor-
porat d frequency multiplier [11]. 
Phas array antennas also utili e frequency multipliers to reduce the required number 
of phase shifters to achieve a particular beamwidth at higher frequencies [12]. The half 
power beamwidth (HPBW) of an antenna is defined as the angular width of the beam 
at half power. It is defined as, 
H.PBW = k)"/D, 
where i k is a fa tor depend nt on the shape of the reflector, 1J is the diameter of the 
circular antenna and).. is the wavelength. Therefor ,HPBW is inversely proportional to 
fr quency, resulting in narrower beamwidths at higher frequencies of transmission. This 
nec itates a larger number of elem nts, and hence phase shifters, in order to achieve 
th desired field of view. This limitation can be overcome if the process of generating 
th r quired beamwidth is separated from the process of generating the required higher 
frequency of tran mission, which can be achieved with the s t up shown in Figur 1.5. 
An initial wav front is produced by the first array at a lower frequency that is a sub-
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multiple of the frequency ultimately to be transmitted. The wavefront is intercepted 
by a reflector and a second array placed at the image plane receives the wavefront and 
multiplies up the frequency and the phase shifts by an integer number. The resultant 
signal is then radiated out via a third array and the resultant wavefront is in the same 
direction as that of the original wavefront. Hence, the number of phase shifters required 
for high frequency transmission is that needed to launch a beam at a lower sub-harmonic 
frequency. 
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F igure 1.5: Schematic representation of a phased array antenna using frequency mul-
tipliers for reduced number of phase shifters [12]. 
1.2 Principles of Frequency Multiplication 
Harmonic generation in a nonlinear component can be expressed in a simple fashion 
for a memoryless weakly-nonlinear system. The output voltage vo(t) can be expressed 
as a power series of the input voltage Vi(t), 
(1.1) 
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If the input is a single-tone signal given by, 
(1.2) 
then the output signal is derived by substituting (1.2) into (1.1), 
vo(t) = k1A cos wIt + k2A cos2 wIt + k3Acos3 WIt + ... (higher order terms) (1.3) 
k2A2 3k3A3 k2A2 k3A3 
= -2- + (kIA + -4-) (cos wIt) + -2-cos2wlt+ -4-cos3wlt+ ... (1.4) 
It can be seen that the output of the nonlinear system contains not only the original ex-
citation frequency, but also higher harmonics of this frequency. Even though the power 
series given by (1.1) is truncated to the third term, the dependence of the magnitude of 
the output fundam ntal frequency on the higher order harmonic components is clearly 
seen. 
Frequency multipliers are strongly nonlinear components, and are designed to exploit 
the nonlinearity of a device and maximise a particular harmonic component in the 
output ignal. The two basic types of frequency multiplier are classified as passive or 
active. 
1.2.1 Passive Frequency Multipliers 
Passive frequency multipliers employ diodes as the non linear devic , and are classified 
according to the particular nonlin ar mechanism of the diode that is utilised. A generic 
configuration of a diod frequency multiplier is shown in Figure 1.6. 
Resistiv multipliers exploit the nonlinear I/V characteristics of a Schottky barrier 
diode in order to produce distortion of the input signal through rectification, and hence 
g ne rate harmonics [13]. Resistive multipliers are inherently broadband in nature, 
how ver they ar in fficient and 1088Y, restricted to providing conversion losses of no 
b tter than 1/ N2 , where N is the multiplication factor. 
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Figure 1.6: Generic diode frequency multiplier circuit configuration. 
Alternatively, varactor multipliers employ a nonlinear reactance in the form of the 
rever e-biased junction capacitance of a Schottky or pn junction diode as the principle 
mechanism for generating harmonics [14]. They are capable of low conversion loss for 
low multiplication orders, and can operate at frequencies into the mm-wave region. 
However, the nonlinearity is not strong, which makes it difficult to achieve acc ptable 
conversion loss for higher order multipliers due to the large input drive level that is 
required. A frequency quadrupler presented by Johnson [15] at an output frequency of 
9 GHz, r qui red an input power level of 1 W at 10 % duty cycle for a conversion loss 
of 5.3 dB. These types of multipliers also suffer from extreme circuit sensitivity and 
stability i sues. 
A -tronger nonlinearity is achieved by exploiting the diffusion charge storage of a pn 
junction. Step Recovery Diodes (SRDs) can be viewed as charge-controlled switches 
where, under forward bias conditions, charge is inserted into the diode causing it to 
appear as a low impedance; if the bias is then reversed the charge is removed from 
the diode in a time ts , aft r which the diode rapidly appears as a high impedance 
[16]. This generates extremely fast rise time pulses that are rich in harmonics, and 
the required harmonic is filtered out using a resonant output network. This type of 
multiplier is suitable for achieving higher order multiplication at frequencies reaching 
t ns of gigahertz. SRD multipliers, however, are also very sensitive to circuit parameters 
and are prone to instabiliti . They are also reported to be difficult to analyse using 
CAD [17]. The strong nonlinearity of the diode, large number of harmonics and stability 
is ues mak convergence of a harmonic balance analysi quite difficult to achieve. 
Diode-based frequency multipliers typically provide conversion loss due to the passive 
natur of diodes. Signal gain is not obtainable, and though in theory a maximum gain of 
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unity is achievable, in practice a conversion loss of I/N is usual [14]. This degradation 
in loss is due to the fact that practical diodes incorporate both nonlinear resistance and 
nonlinear capacitance mechanisms [18], with the dominant mechanism for harmonic 
generation determining the classification as a resistive or varactor multiplier. Such 
multipliers are also known to be quite sensitive to temperature, with nominal changes in 
temperature capable of inducing a significant output power variation and even parasitic 
oscillation. The two terminal nature of diodes provides little input/output isolation, 
and these multipliers typically require large input drive levels (~ 100mW or more) 
making them unsuitable for power critical systems. 
1.2.2 Active Frequency Multipliers 
Unlike passive multipliers, active multipliers provide the possibility of conversion gain. 
FET devices are commonly used as the non linear device, and offer the advantage of 
possible integration into a single technology if monolithic implementation is required. 
A large signal equivalent circuit of a FET is shown in Figure 1.7. The nonlinear mech-
anisms that can be utilised for harmonic generation are the nonlinear input gate-source · 
capacitor, Cgs , the nonlinear transconductance, gm, the nonlinear output conductance, 
gd, and the intentional clipping of the output drain-source current due to pinch-off 
and/ or gate junction forward conduction. FET multipliers require much lower input 
drive levels compared to diode based multipliers, are less sensitive to temperature vari-
ation and 3lo e capable of wideband operation. 
A generic configuration of a FET frequency multiplier is shown in Figure 1.8. The FET 
device is frequently a MESFET, HEMT or pHEMT device with a cut-off frequency 
ft, higher than that of the required harmonic. The input matching network presents 
harmonic terminations rs (Jo , 2/0, .. ), to typically present an optimum furtd3lllental 
impedance which ensures maximum power transfer from the source to the input of the 
. device and also provides appropriate termination to the remaining harmonics. The 
output matching n~twork presents harmonic terminations rL (Jo , 2/0, .. ) to transform 
the 50 n load to the optimum impedance at the required harmonic and unwanted 
harmonics, in order to maximise the power of the former and provide suppression of 
the latter. The gate and drain of the device are typically biased through an RF choke 
I t(' 
and 
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Fi UT 1.7: ar signal quivaJ nt circuit of a MESFET [1]. 
hi king npa i r. Th bi with the input and output matching 
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cL,(t) = 
n = ] 
n = 
1cL,(t) = i D + L i n (nwt + n) 
n = ] 
(1.5) 
(1.6) 
.2.2. qu n multipli r rm and quantiti 
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1. th u pu p w r a th r uir harm i giv n by 
1 
Pout ( 10) = '2R al( load, . [toad, ). (1.7) 
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(1.11) 
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and 1 dDIII [ U put p w r with a PAE of 3 o/c. Howev r the load t rminations for 
it ripl r AI not I Rr, and bi is UIl1 d based on th doubler r ults. 
Biasing lh 
harm 
'T 11 ar ~ n ard ndl! ion f th gat has b n hown io b an ffi i nt 
has b 11 laim o provid high gain a odd ord r har-
moni 127J. h m rits of lipping via forward gat condu tion ov r pinch-off m to 
b Illnrginal h ugh, wi h an Id d 1 dB of gain achi v d in forward onduction. Th 
drawbn 1<:; f tlli: bias pial! as ll!in d b anlargo [26] and Rauscher [2] are th 
nr ' int I high r drain un n ' which th achi vable DC-to-
R . failur due to high gate urr nt 
pik e1min fon Md di advantag onsider d , the d ign of 
fr t nd 0 favour bias at pin h-off. Th' was follow cl 
ptimally hi d frequ n y mullipli n ar pin h- ff 
it lh n nlin tlriU n rnt cl thr ugh ingl~sid d drain urr nt Upping 
nd h. 111 t be kn \Vu as lassi al multipli r d ign [2]. 
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.. 2 1 Fr qu n y M ultipli r s 
lA [21 Hfsum n i with pi wi lin ar tran conductanc gm to implif 
th p a first ordC'r > timat for th optimum input drive and gate 
1 in: mhinnti 11. hown in Figur 1.11, and con i of a parallel 
tnnk ir ui tlln I t th r uir harmoni, thu t rminating all unwant d harmonics 
ill l\ short cir uit, Alld pr ntin an ptimum load RL to the want d harmonic. RI. 
11 t pr vid' IIU xill111il1 lltput olta wing b tw n m in (d termined by the 
kn .... Ilng har t risti ) and mar (d t rmined by the br akdown voltag 
Irain bias midway b tw n th two valu ,as per usual pow r 
a mplifiN I . i n. h \ FET i bi xl b low th \ pin h-olf voltag Vp imilar to that of 
mplifi r. 
.,(t) \1.(11 
1)0 I 
igur 1.11: Id a1 lossi oJ F· T fr u n multipli r, as propoo in [2]. 
Th drain wnv f rill ' 'hown in Figur 1.12, and it can b een that by 
1/1 ndu ti n ura for onI fra tion of th input ignal ycl 
wh It I)' thus pr dtl ing drain urr nt pul that ar rich in 
hnrlu p nk llu f th tlrr nt pul Imax , corr ponds to the ma..x.imum 
gut \' It l\g vnlu !/ .tlllu ' Th frH ti n of h full input ignal 
ndu ti n angJ 20(" and i r lated to th duration of th 
dn\in pills \ to t tit p ri I 
(1.13) 
wh ' r ' th t Hlio ,., i ' 11 dut puIs. 
h 0: 'umpti 11 f n lill l\r gm impli , th un nt pul - ar ' inusoi al ill na ur , and 
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igur 1.12: Jd al ws. f rn f th las i al FET frequen y multiplier, as propo cd 
in [2J. 
th drnin IIrr n 1U1 b xpr damn of th D and harmonic ontent 
2wot+ ... (1.14) 
\ h r Wo i. th 
put Ir in gi • th 
f th input ignal. A Fouri r 
ffi .j 'nt as, 
expansion for the cosine 
for n ~ 1, (1.15) 
for 11 = O. (1.16) 
pi f (1.1 ) gi n in r 1.13 11 w th t in ord r to maximi a parti ular 
r lli harm ni 171 in HD th ppr priat duty I ratio must b cho n. 
, hi: i. rmill I b th inpnt gat input . itation 
ndu tion angl . ar r uir for higher .j mu. 1 lUl b . 11, hO\ 
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multiplication factors . In practice, achievable conduction angle is limited by the gate-
ource breakdown voltage of the transistor, since a more negative gate bias voltage 
could result in the negative excursion of the signal being greater than the breakdown 
voltage of th FET. This often limits the design to only doubler capability, as the 
conduction angle requir d for triplers and higher factors is not practically realisable 
in most available FETs. A higher input power is also necessary to achieve a higher 
Vg ,max and hence I max to obtain the required output power, which severely compromises 
conversion gain. 
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Figure 1.13: Harmonic components of the drain current as a function of duty cycle for 
cl sical multipliers, [20J. 
An improvement· in tripl r design, which addressed the issue of unachievable conduction 
angle, was pr ent d by Fudem et al [29J in 1998. They proposed a double-sided clip-
ping mechanism instead of the single-sided clipping provided by the classical approach. 
A 0.25J.Lm pHEMT transistor was biased in Class A condition at Vm id which is midway 
between Vp and forward conduction. The device was then heavily overdriven by a large 
input ignal r tilting in clipping of the drain current on the negative excursion due 
to pin h-off and on the po itive excursion due to gate forward conduction. With suffi-
i ntly larg drive, the drain current waveform tends towards a square waveform rich in 
dd harmonics, with a third harmonic power 4.8 dB lower than the fundamental power. 
The id al th 01' ti al effici n y for the tripler was calculated to be 16.7 %. However, the 
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drawback include reduced conversion gain due to the large input drive required and 
low ffi iency due to forward onduction. A balanced broad band tripler was presented 
in his sch me, and output power of above 5 dBm was achieved over 42-51 GHz, with 
a peak power of 12.5 dBm. A large drive power of 23.6 dBm was required, result-
ing ill a onv rsion 108 of 11.1 dB. An in-depth analysis of the double-sided clipping 
m chanism was presented by O'Ciardha [30]. A Fourier series of the drain current was 
given depend nt on the DC gate bias and AC amplitude of the input signal. A sweep 
of th e valu shows that, in the case of a doubler, normalized maximum h reaches 
an asymptotic value of 0.318. It is shown that, though a square wave contains only 
odd harmonic even harmonics can be generated by a rectangular wave of a certain 
duty cycle. Th optimum valu of Vac and VAC for doubler operation were found to 
orr pond to a duty cycle of 0.25, which is the duty cycle of a rectangular wave at 
whi h the second harmonic component peaks. A similar sweep of Vcc and VAC for 
tripler operation shows that at a bias of Vm i d , maximum normalised la tends to 0.212 
whi h orr ponds to that of the third harmonic component of a square wave. A second 
regime for optimum tripler operation is also found, which corresponds to a rectangular 
duty ycle of 0.17. The third harmonic component is the same as that of a square wave 
but with a reduced fundamental component, thus relaxing the requirements for funda-
m ntal rej tion. Ev n harmonics, however, are introduced which then would require 
uppr ion. The difficulti in achieving the small duty cycle due to the breakdown 
voltage of he FET is also of major concern. A MMIC frequency tripler at 56.2 GHz 
w pre nt d with optimum bias and drive conditions imposed as predicted above, and 
a minimum conversion loss of 14.1 dB was achieved. 
An alt rnative improv ment to the classical approach was proposed by Zhang et al 
[31] in 1996. In th classical approach, all unwanted harmonics at the output are 
terminated in a short circuit. The design, therefore, depends solely on the non-linearity 
provid d by current clipping to produce the required harmonic, resulting in relatively 
low onv rsion gain for tripl rs. Zhang proposed to improve the conversion gain by 
introducing a fundamental rejection £ edback mechani m to the design as hown in 
Figure 1.14. The fe dback allows for some independence in the output load presented 
to the fundamental and the third harmonic. The HEMT is biased near Vp , where 
las i al multiplier would provide no third harmonic content. The gate bias, input 
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and output matching networks, and third harmonic load were optimised to provide 
the maximum conversion gain. However, details of the harmonic terminations are not 
given. The output fundam ntal load was then swept to improve the conversion gain. 
A 34.5 GHz tripl r is pr ented and the variation in conversion gain with the phase of 
the fundamental load angle is shown to be significant. A maximum conversion gain of 
-6 dB is achieved with an input power of 0 dBm. 
lloait) 
V dit) RLoad 
Vs(t) 
VGG r v))n r 
Figure 1.14: HEMT tripler topology with fundam ntal rejection feedback, as proposed 
in [31]. 
The work d cribed abov indicates the beginning of a shift in focus in multiplier 
design from th optimum gate bias and input drive level, to the terminating impedances 
presented to the harmonics. It was recognised that the short-circuit termination to all 
unwant d harmonics at the output, and the simple fundamental conjugate match at the 
input may not produce a multiplier with optimum operation. This led to the popular 
load/sourc pull analysis for the design of frequency multipliers, where the bias levels 
and harmonic terminations at both the input and output of the active device are swept 
imultaneously to determine the optimum operating conditions. 
1.3.3 Load/Source Pull design for Frequency Multipliers 
Whilst pr vious studies concentrated mainly on the output terminations and bias con-
ditions of th devic, it was recognised that different reactive harmonic terminations at 
the input and output of the device could be implemented that would result in the un-
want harmonics constructively adding to the required harmonic whilst destructively 
int rf ring with oth r unwanted harmonics. The source/load pull design proc dure in-
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volv adju ting the harmonic impedances presented to the active device at its input and 
output, and weeping the bias points and input power level at each stage for optimum 
performanc . Purely r active harmonic terminations are used in order to prevent power 
b ing dissipated at unwanted harmonics. With the availability of nonlinear simulators 
in D package and larg signal device models, source/load pull can be simulated. 
llow v r, a comparison between simulated and actual source/load pull measurem nts 
i report d to be reasonable at best [32]. Typically, the number of swept variables and 
th number of points of each swept variable are limited in accordance with available 
tim and expen e, with subsequent repercussions to the optimum design. 
1.3.3.1 Doublers 
Rau h r [2 ] in 19 3 was on of the first authors to recognise the impact of optimum 
harmonic termination at both the input and the output of the device on multiplier 
p rformance. The model used assumes a nonlinear current generator and output con-
du tan ,and linear fixed values for C gs and Cgd. Rauscher assumes rs(Jo) and rL(2!o) 
to be onjugate matches at th input and output of the device respectively. The effect 
of r dIo) at the output of the device on doubler performance was then investigated with 
r (210) as a short ircuit termination. A short circuit stub of varying electrical length 
o was implemented to realise a sw ep of fundamental loads. It was shown that the 
conversion gain i markedly dependent on the output fundamental termination, with 
the d pendenc being linked to the parasitic feedback of the transistor. The conversion 
gain was n to th or ti a lly approach infinity at values of rLCIo) that provide a fun-
dam ntal parallel re onance with the output parasitic elements of the device. It was 
mention that any improvements in conversion gain through exploitation of the feed-
back mechani m is a hieved at the expense of signal bandwidth. At th input, Rausch r 
inv tigat d the depend nee of doubler performance on second harmonic input termi-
nation. The second harmonic frequencies lay beyond the range of transistor operation, 
and henc parasitic fe back was attributed to the fTect of rs(2fo) on doubler per-
formance. A drop in onversion gain for certain valu of rs(2!0) was observed and 
oincides to the maximum 10 s of 2!0 output power due to parasitic feedback. These 
d tru tiv ~ dba k It ts an be circumv nted by implem nting additional external 
feedback at the s cond harmonic of appropriate amplitude and phase to cancel out the 
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[eets, as shown in Figure 1.15. This, however, has implications on bandwidth and cir-
uit omplexity and is dependent on application. A 30 GHz doubler was implemented 
with a GaAs FET and a maximum conversion gain of -0.6 dB. 
c········ ············ ······························ .. ·· .............. ~ 
Input 
MAtching 
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Output 
Matcbing 
Network 
Figure 1.15: GaA frequ ncy doubler with xternal feedback at fo and/or 2fo, as 
propo cd in [28J. 
ilmore [33J also inv tigat d fL(nfo) terminations that lead to the unwanted harmon-
ic maximi ing the d ired harmonic power. The input and output were conjugately 
matched at fo and 2fo respectively. The effect of rL(JO) on doubler performance was 
found to b onsistent with the findings of Rauscher. It was claimed that the optimum 
r L(JO) load is an op n circuit but shifted by the conjugate of the output capacitance of 
the FET. Stanclifl" [34J claimed that this condition provides a horizontalloadline on the 
IV haract ristics of the FET, with a small variation in input voltage swing resulting 
in a large distortion of the output voltage swing. The open circuit fL(JO) termination 
is optimum for both pinch-off bias and Class A bias conditions. Dow et al [35J how-
v r, arriv d at the conflicting conclusion that an open circuit rLCfo) for forward gate 
onduction bias, and a short circuit rL(Jo) for pinch-off bias provides optimum doubler 
op ration. 
The r ult pr ented by Laro e et al [36J also seem to contradict the above findings. An 
experim ntal active load-pull haracterisation was carried out on a MESFET, with the 
aid of a six-port analy er and frequency selective power detectors. Signals at different 
fr quenci w r handled imultaneously with the test s t-up, allowing for independent 
Frequency Multipliers - A Review 24 1 Introduction 
harmonic load ontrol. It was found that maximum harmonic generation is obtained if 
the output of the device is present d wHh an short circuit at the fundamental frequency. 
An in-depth study of the harmonic terminations at the input and output of the active 
device for doubler operation was carri d out by Thomas and Branner [37]. The fL(JO) 
termination requir d for a device biased at Vp or Vgs = 0 was determined based upon 
the curv of gm v. Vgs and gd vs Vds respect ively. It is explained that at pinch-off, a 
short ir uit fL(JO) is required to allow for maximum swing of the drain current, and 
an open ircuit fL(JO) for forward conduction bias to allow for maximum swing of the 
drain voltage. A urtice-quadratic model of a HEMT was then developed and various 
combination of harmonic terminations consisting of open circuit, short circuit and 50 
n load w re impl ment d to d termine t he optimum combination for both bias plans. 
For bias at Vp , it is shown that a short circuit fs(2fo) termination provides the best 
onv rsion gain, and an output short circuit fdfo) provides optimum overall doubler 
performance. A termination of 50 n was assumed for fs(Jo), and it is shown that with 
conjugate match instead a 5 dB increase in conversion gain can be achieved. It is also 
claimed that a further 1.2 dB of conversion gain can be achieved if the third harmonic 
i open ircuited. A conjugate match of 2fo at the output inst ad of 50 n results in 
an additional 2dB of conversion gain. Experimental results were presented for a 6 GHz 
doubl r utilising the above harmonic terminations. A conversion gain of 5.5 dB was 
achi ved wh n biased near pinch-off with f dfo) a short circuit, and 0 dB when biased 
n ar forward onduction with fdfo) an open circuit. 
1.3.3 .2 Trip lers 
In general, frequ ncy triplers and higher order multipliers have not seen the prominence 
and detailed investigation benefited by doublers, due to challenging design, higher cir-
uit ompl xity and low r achievable cony rsion gain and efficiency. Zhao et al [38] 
inv tigated the harmonic loading effi cts on the output power of a tripler for gate bias 
ranging from Class A to C, with the drain biased at 3V. A large signal Tajima model 
was u d for the MESFET load-pull simulations, and fL(JO), fL(2fo) and rd3fo) 
along with f s(Jo) were sequential\y swept to find the optimu m performance. f s(2fo) 
and r (3fo) wer kept at short circuit. At Class B bias, it is shown that with rL(2fo) 
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a hort ircuit, th eft ct of rdfo) on the third harmonic output power is significant. 
An oft: et inductive fundamental load (~ 60°) from open circuit is shown to be opti-
mum. With rL(JO) set as a short circuit, the effect of r L(2fo) is negligible and third 
harmonic output power i low, implying that rdfo) is more critical than rL(2fo). A 
short cir uit rd2fo) is optimum. A maximum third harmonic power of 4.2 dBm was 
shown to be po sible, although with restraints placed on 19(t), Vg(t), Vgd(t) and Vd(t) 
to ensure d vice r liability, maximum output power was restricted to 3.7 dBm, with 
a onversion loss of 6.5 dB and an efficiency of 2 %. The effects of rs(Jo) and input 
power level, however, ar not included, and experimental results of the above tripler are 
not given. It is concluded that triplers biased in Class A fashion also require the same 
optimum harmonic loading, and have a higher conversion gain but lower efficiency than 
tho e biased in Class B. Class C bias is shown to result in both low conversion loss and 
ffi iency. 
Mima et al [39] provide an ideal analytical investigation of third harmonic conversion 
gain, and to a certain extent conflict with the findings of Zhao. With Class A bias, the 
optimum rs(2fo) and rs(3fo) are shown to be short circuits, optimum rL(JO) to be 
an offs t capacitive open circuit (~ _4°) and rL(2fo) an inductive open circuit offset, 
contradicting Zhao. Practical realisations of the ideal terminations were implemented 
in microstrip [40] by open stubs to realise the short circuit terminations, and a high-self-
resonant chip capacitor in parallel with a length of bond wire to realise the series open 
circuit lements. A 9 GHz tripler was demonstrated with a conversion gain of 2.9 dB at 
an output power of 7.9dBm. This work was further extended by Johnson et al [41]. A 
full nonlin ar pHEMT model was used and various combinations of harmonic input and 
output hort and open circuits were first investigated to determine the optimum case. 
These terminations were then offset from their ideal value to maximise conversion gain. 
Initial optimum terminations were found to be short circuits for rs(2fo) and rs(3fo), 
and an op n ir uit for rdfo) and short circuit at rL(2!0). Final offsets were 90°, 
120° 1 0°, and 90° respectively with respect to fo. The output termination rL(3fo) 
was not inve tigated and is assumed to be 50 n. A fabricated tripler at 8.8 GHz was 
pr s nted biased near forward conduction at Vg8 = 0.1 V, with a conversion gain of 
3.67 dB and input power 4 dBm. 
It has been hown that load/source pull multiplier designs provide an improvement on 
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a hi vable onversion gain by introducing reflective networks with the aim of maximis-
ing the pow l' at th required harmonic. Although this procedure has been investigated 
in d pth, several inconsistent conclusions have been drawn regarding the types of har-
monic terminations l' quired. For most cases, this can be attributed to the different sys-
tematic procedures in optimi ing the various terminations and bias levels of the circuit, 
th p cific harmonic terminations that are assumed fixed and those that are varied, 
and ev n the load and sour e terminations that are considered. As an example, the 
discrepancy between Rauscher [28J and Larose [36J for optimum doubler design could be 
attributed to the fact that Rauscher provides a short circuit for rs(2fo) whereas Larose 
only onsid rs the load t rminations, and source termination can only be assumed to be 
a conjugate match at th fundanlental. Discrepancies can also arise due to the extreme 
sensitivity of multiplier performance on the device used. The type of device, its size 
and th model u ed an all have a profound effect on a mu ltiplier's performance. In 
om cases howev r, inconsistencies are arrived at even when using the same device 
at the same fr quency. For xample, Mima et al [39],[401 perform a load and source 
pull for the ATF-36163 FET to determine optimum tripler performance at 8.8 GHz. 
Howev r the work pres nted by Johnson [41J expands on the previous work but results 
in dm rent harmonic terminations for a tripler at 8. GHz using the same FET. This 
highlights the fact that load/source pull designs r main somewhat dependent on trial 
and rror iterations with blind optimisation procedures, lacking in a tangible and def-
inite math matical treatment. This is mainly due to its significant sensitivity to the 
devic u d. 
1.3.4 H igh E fficiency Frequen cy Multipliers 
Th de ign riteria for work r viewed thus far were mainly focussed on achieving max-
imum onversion gain and output power. How ver, optimising DC-to-RF efficiency 
(TJOC/ RF) soon gained prominence as an important performance parameter for multi-
pli rs. Le [42J in 1992 was one of th first authors to onsider a load-pull investigation 
to optimise both conversion gain as well as TJOC/RF' A full load-pull set up was u ed 
t ind p nd ntly tune rL(Jo), r L(2!o) and r L(3!o) for a 7.5 GHz tripler. Contrary to 
pr viou ly publish d r li lt, optimum rL(fo) was found to be an offset short circuit. 
'Th optimal rL(2fo) was found to be a load that is 1800 from the fo termination, sug-
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g ting an equal amount of offset from the open circuit. Third harmonic termination 
was also tun d and an optimum rd3!o) of 0.6L70° was established. The fabricated 
tripler was biased n ar pinch-off and provided 1.6 dBm of output power with a con-
v rsion 10 s of 2.4 dB and a flDC/RF of 13 %. An investigation into input harmonic 
t rminations, however, was not includ d. 
In 2001, nn [43] inv tigat d efficient S - X band frequency triplers with application 
to spa ommunications. Three sections were proposed for the complete tripler: a 
harmonic gen rator, filter and amplifi r. A 300l-£m GaAs MESFET biased at pinch-off 
with +5 V on the drain was implemented as the harmonic generator and conjugate 
matching at the input and output was chosen for optimum performance. This was fol-
low by a tuneable band pass filter with a 15 % bandwidth to suppress the fundamental 
and ond harmonic, with low attenutation of the third harmonic. The output level 
of the tripler was required to be + 10 to + 13 dBm, and both a one-stage and two-stage 
amplifi r wer investigated as a final stage to amplify th third harmonic component. 
Measurem nts at 6.9 GHz of a broadband 6.6-7.5 GHz tripler using the two-stage am-
plifi r were pr sented at an input power of + dBm showing -0.7 dB conversion gain, 
7.3 dBm output pow rand T/OC/RF of 4 %. 
A imilar trategy was adopted by Beaulieu [44J using GaAs/InGaP HBT technology for 
a 25.5-31.5 GHz tripl r. The tripler was biased in class B configuration and broadband 
conjugate match at the input and output were chosen. This stage was followed by a 
two-stage amplifier, and an input power of +15 dBm was r qui red. An output pow r 
of + 10 dBm with 5 % flDC/RF was achieved. InP-based high efficiency multipliers 
w r al 0 d monstrated by D Los Santos [45] for particular application to wir less 
ommunications. InP-bas d and Si-based x6 (127 to 762 MHz) and x4 (762.5 to 3050 
MHz) multipliers were ompared in terms of output power and flOC/RF. The InP-based 
x6 muliipli r ach ieved 6 dBm of output power and 11 % efficiency, compared to 7.2 
dBm and 4.8 % of the Si-based one. The InP-based x4 circuit achieved 3.74 dBm of 
output pow rand o/c fficiency, ompared to -6.1 dBm and 0.4 % of the Si-based 
multipli r thus demonstrating the superiority of InP-based frequency multipliers over 
Si-bas d on due to their higher transconductance and lower input threshold voltage. 
In 2006, Adahl [46] propo d a high efficiency doubl r at 5.75 GHz by implementing a 
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n gative f back loop via a parallel RC network at the source of the FET. Two 0.15 
J-Lm mHEMT wer biased in deep class C in a balanced configuration, with the RC 
n twork hared at the sources. The doubler was shown to provide 8 dBm of output 
pow r with 1.5 dB of conversion gain and ryDC/RF of 16 %. 
Whil t the ryDC/RF report d above are significant improvements on previous designs, 
theyar subj ct to the trial and error iterations of load/source pull designs designs and 
the inconsi t ncies that can arise for optimum design. Performing full load/source pull 
m asur ments, where the omplete bias and impedance planes for each harmonic are 
s quentially swept, can be time consuming and expensiv . This, as shown earlier, can 
I ad to only a cho en set of terminations or bias plan s to be investigated, resulting in 
incon istent optimum d ign parameters. Class E frequency multipliers offer a convinc-
ing alt rnative by pr nting a definit d ign plan for the harmonic terminations, and 
it has b on shown to r ult in higher achievable efficiencies and conversion gains over 
th load/ ource pull d igns, making it an attractive option for space-borne or other 
power ritical systems. 
1.3.4.1 C lass E Freque ncy M ult ipliers 
E fr uency mu ltipli rs, like their amplifier counterparts, offer higher drain effi-
iell by shaping the voltage and current waveforms at the drain of the active device 
such that overlap is reduc d, resulting in minimal power dissipation [47] . They benefit 
from lower device sensitivity and xplicit closed-form design equations thus offering a 
priori d ignability. A simplified sch matic of a class E frequency multiplier is shown 
in Figure 1.16. 
Th active devi is operat d as a switch by the input drive waveform, and the operation 
of the multiplier is dctermin d by the switch current when ON and by the transient 
re ponse of th load network when the switch is OFF. Harmonic generation is achieved 
through th switching behaviour of the device, and maximisation of the power at the 
r quir harmon~c is achieved at a particular duty cycle. A detailed analysis of Class 
E multipli rs was performed by Zulinski t al [48] in 1986. It was shown that the 
optimum duty cycl D, of an Nth harmonic multiplier for a theor tical ryDC/RF of 100 
% and maximum output power apability is given by (1.17). 
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Figure 1.16: Simple representation of an Nth harmonic class E frequency multiplier 
1 
D = 2N' (1.17) 
The duty cycle in this case was defined as the rat io of switch OFF time to the period 
of the exci tation signal. This, in turn , can be interpreted as the duration of time that 
the xcursion of th input drive signal is below Vp to the period of the excitation ignal. 
This is opposite to the duty cycle as defined by Maas [2] for classical multipliers, It was 
shown that duty cycl other than that given in (1.17) are also capable of providing a 
7JDC/RF of 100 % but at a much reduced output power and output power capability, as 
shown in Figure 1.17 for the case of a doubler. The load angles required for optimum 
lass E operation at the e duty cycles is also shown in Figure 1.17, and can be seen to 
approach 90° for duty cycles above lv, implying a load close to being purely reactive, It 
can be n from (1.17) that higher multiplication factors require smaller duty cycles, 
and hen e the gate and input drive level need to be adjusted accordingly to provide the 
requir duty cy le, 
It was also demonstrated in [47] that for an Nth harmonic multiplier, duty cycles up 
to ir (the first lob of the Gp plot) produce positive voltage waveforms but positive 
and negativ current waveforms, Duty cycles encompassing the last lobe produce pos-
itiv urr nt waveforms but positive and negative voltage waveforms , and duty cycles 
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Figure 1.17: (a) Output power, (b) Output power capability and (c) Load angle as a 
function of duty cycle for a Class E doubler [47]. 
that fall between th e outer lobes result in positive and negative voltage and current 
wav form. Optimum operation according to (1.17) therefore results in positive volt-
age and positive/negative current waveforms. It was claimed that FET devices cannot 
withstand negative drain voltages due to the forward conduction of a parasitic diode 
I' gardl of gate voltage, but can withstand positiv and negative drain curl' nt. 
1'h first high effi ien y class E doubler was reported in 1986 by Zulinski et al [47] at an 
output frequency of 3.37 MHz with 95 % flDC/RF, 20.7 dBm of input power and 0.26 
dB of onv rsion 10 . Th measured switch current waveforms, however, are shown 
to be continuous sine waves which is inconsistent with the switching behaviour that is 
theor tically pr icted. In 1999, Weiss et al [49] reported class E doublers at 1 GHz 
and 5 GHz with PAE of 35 % and 29 % with corresponding conversion gains of 8.5 dB 
and 5.2 dB at input pow rs of 23.5 dBm and 20 dBm respectively. A higher frequency 
doubler was also reported in 2001 [50],[51] at an output ft quency of 20.8 GHz with 51 
% flD C/ RF, 7.5 dBm of output power and a conversion gain of -1.77 dB. Sweeps were 
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carried out during practical measurements of the doubler, and different sets of bias 
levels and input drives were found according to whether the gain or the "lDC/RP was 
to be optimised . The same circuit optimised for conversion gain provided 7.18 dB of 
gain with a much r duced "lDC/RP of 13.8 %. It was noted in [51], however, that the 
0.25 duty cycle required for optimum doubler performance is not easily achieved. It is 
attributed to the feedback of 2/0 from the output of the device via Cgd , however, is more 
likely due to the severe distortion of the sinusoidal input drive waveform mainly by the 
nonlinear input capacitance Cgs of the device [52], [53]. This is re-iterated in the fact 
that although optimum bias point and input level were estimated assuming linear input 
compon nts of the device to achieve a duty cycle of 0.25, in practical measurements 
optimum performance of the doubler was achieved at a duty cycle of 0.04, suggesting 
other nonlinear mechanisms were the dominant harmonic generator in this case. 
The analy i pr ented by Zulinski et al [47] assumed an infinite Q of the load network 
and hence perfect filtering of th harmonics at the output. This analysis was extended 
by Albulet [54] in 1995 by considering the effects of Q factor of the series tuned load 
network and the on-resistance of the active device on the performance of a multiplier. It 
was demonstrated that output power at the required harmonic of a multiplier decreases 
with decreasing values of Q factor. However, efficiency decreases with increasing values 
of Q but is less sensitive to Q at low values of on-resistance. Also shown, is that output 
pow rand ffi iency both decrease with increasing values of on-resistance. Th effect 
of th Q factor and on-resistance becomes more pronounced at higher multiplication 
factors. Albulet [19] also investigated the effect of switch duty cycle on the performance 
of Class E multipliers. The design values for the circuit components were given in terms 
of duty cy le, and were shown to significantly vary with duty cycle. It was claimed that 
for an Nth harmonic multipli r with a low Q value, higher output power capability can 
b achieved for duty cy I that are less than given by (1.17). The variation of output 
power capability of a tripl r with duty cycle is shown in Figure 1.18, and it was claimed 
that the output power for a tripler is 15-50 times larger in the first lobe zone than in 
the last lobe zone. 
lass E fr quency multipli rs have been shown to provide the best achievable efficiencies 
with exc llent conversion gain. Accurate initial designs can be achieved due to the 
dos d-form quations that determine optimum circuit elements, hence eliminating the 
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Figure 1.18: Output power capability for a Class E tripler as a function of duty cycle 
D [19]. 
need for time onsuming load/source pull. As described above, the optimum duty cycle 
r quired for class E multipliers given by (1.17) becomes progressively smaller for larger 
multiplication factors. This implies that a smaller portion of the negative excursion of 
Vgs is below Vp. A small input drive leads to small excursions of Vgs, and hence the 
n gative peak of Vgs that is below Vp may not be large enough to switch the device 
ufficientlyoff. A larger input drive is needed in order to provide enough voltage below 
pinch-off to ensut' proper turn off of the device. A larger input drive, however, not only 
compromises the conversion gain but also increases the chances of undesirable forward 
onduction of th gate. This can limit the operability of most commercially available 
devi es to not more than doubler operation. 
A furth l' problem arises as achieving the correct duty cycle to switch the device is 
more involv d than simply choosing the correct bias and input drive levels [51], due to 
distortion caused by the nonlinear input capacitance, Cg8 , of the device. A sweep of bias 
and input drive in large signal simulation may provide the best operating conditions, 
but since the shape of the distorted drive is not controlled it may not provide the 
optimum conditions necessary to switch the device efficient ly. It has been shown [52] 
that th distortion of the input drive signal can be exploited in order to provide a more 
rectangular driv that is advantageous for class E design. Providing an open circuit 
to the odd harmonics and a short circuit to the even harmonics at the gate provides 
a squar drive waveform with 50 % duty cycle. A square waveform drive, however, 
s v rely d grad s th performance of class E multipliers as shown in Figures 1.17 and 
1.18, as it deviates from the optimum value giv n in (1.17). 
A summary of pr viously published results for frequency triplers is given in Table 1.1. 
Triplers Device 10/GHz Pinpu.t I dBm PoutTYUt IdBm Conversion Gain IdB 
Le [42J GaAs FET 2.S +4 +1.6 -2.4 
Henkus [SSJ MESFET 2.8-3.S +10 -0.4 -10.4 
Zhao [38J MESFET 5 +10.2 +3.7 -6.5 
Zhang [31J pHEMT 11.5 0 -6 -6 
Von Stein [56J GaAs MESFET 2 +6 +2.4 -3.64 
Fudem [29J GaAs FET 14 +23.6 +12.5 -11.1 
Thibaud [S7J pHEMT 11.5-13 +10 
O'Ciardha [30J pHEMT 18.7 +17.5 +3.S -14.0 
Mima [40J pHEMT 2.95 +0.1 +3 +2.9 
Beaulieu [44J HBT 9.S +15 +10 -S 
Madriz [S8J pHEMT 2.125 -1 +3.1 +4.1 
Boudiaf [59J pHEMT 12.6 +6.5 +3.1 -3.4 
Penn [43J MESFET 2.3 +8 +7.3 -0.7 
Allen [27J pHEMT 24.3 +17 0 -17 
Bunz [60J HEMT 1.78-2.25 +3.0 +3.5 +0.5 
Johnson [41J pHEMT 2.94 +4 +7.67 +3.67 
Chiu [61J pHEMT 12.0 +14 +5 -9 
Table 1.1: Summary of previously published results for frequency triplers. 
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1.4 Contributions and Outline of the Thesis 
lass .. frequency multipliers have been shown to suffer from drive implementation 
limitations imposed by the smaller duty cycles that are required for higher multiplica-
tion factors. Smaller duty cycles also complicate the drive circuitry in order to obtain 
proper drive. A 50 % duty cycle relaxes these limitations, but has been shown to 
severely compromise the performance of class E multipliers. 
This work demonstrates a novel class E multiplier configuration that allows for a 50 % 
duty cycle drive, whilst retaining the 100 % theoretical efficiency of the conventional 
class E circuit. A quantitative analysis of a novel tripler is provided that results in 
closed-form explicit design equations for the load network with 50 % duty cycle drive. 
It is shown that its maximum output power is not degraded and is theor tically the 
ame as that of the conventional case. The optimum output power and efficiency, 
however, are more easily achieved since the 50 % duty cycle drive can be readily im-
plemented, allowing for higher achievable conversion gains especially in case for higher 
order multipli rs. The waveforms obtained for the novel tripler are shown to be posi-
tive current and positive/negative voltage. It was claimed by Zulinski [48] and Albulet 
[541, that FET devic s cannot withstand negative drain voltages due to the forward 
conduction of a parasitic diode regardless of gate voltage, but can withstand the posi-
tiv and negative drain current of conventional class E multipliers. In this work it will 
be shown that on the contrary, with appropriate choice of gate voltage, FET devices 
an withstand n gative drain voltages with negligible draw of current, making them 
suitable for high fficiency design. This bi-directional operation of GaAs FET switches, 
for example, are extensively used for point-to-point and point to multipoint broadcast 
systems [62]. Also, although FET devices can support the positive and negative current 
of the conventional design, the voltage that is dropped whilst the current is negative is 
noteworthy, making them unsuitable for high efficiency operation in this configuration. 
hapt l' 2 introduces a novel first-order circuit analysis technique for Class E networks 
which provid mol' tangible insight into class E operation than previously published 
analy es, whilst being more compact and easily executed. It is used to analyse a class 
E amplifier and design equations obtained are confirm d with published results. A 100 
MHz class E amplifi r is demonstrated to verify the usefulness of the novel technique 
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in providing an excellent initial design. The analysis is then applied to the design of a 
novel class E fr quency tripler to generate explicit closed-form design equations. The 
performance of the new design is then compared to conventional class E triplers. 
hapter 3 detail th design and simulation of three different implementations of the 
3 GI-Iz frequency tripler as proof of concept. Details of the design procedure including 
device selection and characterisation and microstrip implementation of the input and 
output matching circuits are provided. Simulated results of the triplers highlight the 
merits of each of the designs, and their capability for high efficiency and high conversion 
gain operation. 
hapter 4 presents the first ever practical demonstration of higher order (> x2) class E 
multipliers. It details the fabrication procedure of the novel class E triplers developed 
in the preceding chapter, and describes the experimental test and measurement of the 
hybrid MIC implemented triplers. Measurements of the three circuits show the highest 
reported drain efficiencies of 59.7 %, 47 % and 29 % are achieved, along with unprece-
dent d onv rsion gain of 7.22 dB, 6.8 dB and 1.8 dB respectively, thus demonstrating 
the powerful capabilities of the proposed design in terms of achieving simultaneous high 
drain efficiency and conversion gain. 
hapter 5 concludes the work carried out in th is thesis and offers a direction for future 
investigations that may be carried out for further development of the novel class E 
multipli r. 
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Chapter 2 
Class E Circuit Analysis 
2.1 Introduction 
Swit h d mode Class E n tworks were introduced by Sokal and Sokal in 1975 [63, 64]. 
They offer high achievable effici ncy, low sensitivity to device characteristics, and a 
priori designability arising from explicit design equations for the load network. These 
n tworks operate the act iv device as a switch, and offer exceptionally high achievable 
17DC/RF through specific response of the output load network. The output network is 
designed to provid time domain waveform shaping of the switch voltage and current 
at the d vic such that they are not only displaced in time from each other but al 0 the 
switching 1 ses b tw en ON and OFF states are minimised. The conditions for Class 
E op ration have been defined as [64]: 
• The rise in voltag a ro the switch (device) during the off-period is delayed until 
after the d vice is swit hed off. 
• The witch voltage returns to zero at the time of switch (device) turn on. 
• The gradi nt of the voltage should be zero at the time of switch (device) turn on. 
A implified chemati of a Class E network is shown in Figure 2.1, and it can be 
en that a di tinct advantag offi r d by Class E networks resides in the fact that 
th parasitic apacitance of the device can be absorbed into the output load network. 
Th network is tuned to eliminate the cyclic power dissipation that can occur with the 
charging and discharging of the shunt capacitance [65] through the switch re istance, 
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and i accomplished by fulfilling the above criteria for Class E operation. The first 
condition ensures that there is minimal overlap between switch voltage and current. 
The second condition ensures that the voltage across the switch (and hence the shunt 
capacitance) is zero at the time of switch turn on. Any residual voltage at turn-on 
discharges through the switch which results in dissipating the stored energy of ~CV2. 
The third condition ensures that at the start of switch on, the current rises gradually 
from an initial value of zero. 
An id alised analysis of Class E amplifiers based on simplifying assumptions (ideal 
switch, infinit output filter Q factor and RF choke in the DC supply) was first pre-
sented by Raab [66, 67] in 1977. Zulinski et al [47] followed suit in 1986 with an idealised 
analysis of Class E multipliers that was based on the analysis presented by Raab. These 
analyses, by the author's admission [66] , are tedious, incorporating numerous variables 
with long and complex equations that do not inherently describe circuit behaviour. It 
is also mentioned, that the analysis does not guarantee an analytical solution, with 
some duty cycles or component values requiring a numerical solution through iteration. 
Several subsequent analyses followed that aimed to incorporate one or a combination 
of non-ideal effects such as finite DC feed [68, 69, 70], finite on resistance of the ac-
tive device [71, 54], finite Q factor of the output network [72, 73, 74], and nonlinear 
output capacitance [75, 76]. These analyses whilst being informative, often require nu-
merical iterative solutions with look-up tables for design variables. This detracts from 
the intuition that is required for initial design, and is more expensive to implement 
in terms of computational time. While these 'nonideal' analyses may provide more 
accurate results, with sophisticated analysis tools such as Harmonic Balance popularly 
used in the design of multipliers and available accurate nonlinear device models, an 
approximate design can suffice with th optimiser refining the performance for opti-
mum de ign solution to provide a prudent compromise. Furthermore, once within the 
microwave and millimetr wave region, lumped components no longer behave ideally 
and depart from idealized components [77]. Parasitic elements of real lumped compo-
n nts cause r onances that can deteriorate the performance of the class E circuit as 
it r quires multi-harmonic control for optimum performance. It can been seen in [78] 
for the design of pioneering transmission-line based class E amplifiers, that a first-order 
solution providing quick assessment and an intelligent initial design was much preferred 
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to th exact time-domain olution involving time-varying third-order set of differential 
equations. 
With the focus of this work on a novel circuit configuration for a class E tripler, a 
simpl yet accurate analysis was required for quick evaluation of circuit performance. 
Also microwave transmis ion line implementations of the novel tripler was envisag d, 
and h nee a first-ord r analy is to provide an intelligent initial design was required 
with harmoni balance being relied on further fine tuning for optimal design. The 
novel analy is presented in thi work is a first-order time domain description of Class 
E networks that provides a more tangible treatment of circuit behaviour by better 
d ribing its operation and harmonic content of the output waveforms. The analysis 
is first applied for a lass E amplifier and the results are v rified against previously 
pubJi hed results in order to validate the analysi. Experimental verification is also 
provided in the design and measurement of a Class E amplifier, with a design frequency 
of 100 MHz in order to best illustrate the design equations. The analysis is shown 
to provide a valid basi for the design of optimum load networks, and the definitive 
treatment of the output harmonics makes the analysis ideal for formulating novel load 
networks. The teclmique is then used in the design and analysis of a Class E frequency 
tripler with 50% duty cycle. The results of the novel tripler are then compared to that 
of the onv ntional las E tripler as defined in [47]. 
2.2 Analysis of Class E Amplifiers 
simplifi ch matic of a Class E amplifier is shown in Figure 2.1. 
The active device is repr ent d as an ideal switch, and its intrinsic output capacitance, 
ds i includ in the hunt capacitance, C of the load network. This is followed by 
an output eries LC resonator tuned to the fundamental switching frequency, and by a 
omplex load imp dance hL. The operation of the class E amplifier when the switch is 
FF is determin d by the transient response of the load n twork, and by the current 
flowing in th switch when it is 0 . During th OFF interval, the current IDc splits 
b tw en the capacitor current l e, and load current 10 . The capacitor C charg s up and 
a voltage is produced across the capacitor and switch. Th load network is designed 
to nsur that at the nd of the OFF period, the voltage across the switch returns to 
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Figure 2.1: Simple equivalent circuit of a Class E amplifier. 
zero with z ro gradient. This ensures that at the ON transition, when the current iDC 
is split between io and drain current id , the switch voltage and current do not overlap 
and no charge is left stored in C to dissipate into the switch. 
2.2.1 Assumptions 
The as umptions for this analysis follow those suggested in [66, 47], and serve to con-
centrate the equations to the core operation of the circuit. A complicated exact time-
domain Laplace solution can be found with fewer assumptions. However, as shown in 
[78], the quations are long and complicated thus detracting from the usefulness and 
insight gained from the analysis. A simpler analysis was developed in this work to 
obtain insightful results and for straightforward initial design of a class E amplifier. 
The assumptions are as follows: 
1. An infinite impedance RF choke is provided at the bias feed. This implies only 
DC flows through the bias line. 
2. Th active device operates as an ideal switch, with sufficiently low on-resistance 
uch that the switch current and voltage r main unchanged, and fast enough 
wit hing times to allow the OFF-transition time to be neglected. 
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3. The quality factor of the series LC resonant circuit is high enough such that the 
load current is es entially sinusoidal at the fundamental frequency. 
4. A 50% duty cycle drive is assumed, as it is known to be the optimal case for class 
E PA operation [66]. 
5. The shunt capacitance C, is ideal. It can be equal to the linear equivalent of the 
nonlinear output capacitance of the device [79]. 
6. The circuit components are ideal, implying no power dissipation occurs in the 
circuit el ments xcept at the load resistance. The parasitic resistances of the 
eries resonant circuit can be absorbed into the load resistance. 
2.2.2 Derivation of Switch Current and Voltage Waveforms 
The currents in th various branches of the circuit, namely drain current Id, capacitor 
curr nt l e, and load current 10 are described according to their harmonic content. From 
Figure 2.1, and the assumptions above, the following statements can be derived about 
th harmonic omposition of the branch currents: 
1. 1 d contains all harmonics. 
2. l e doe not contain any DC component. 
3. 10 contains only fundamental components. 
Nodal analysis is then perform d at node A, and the following expression relating the 
branch urrents is obtained 
(2.1) 
If the second harmonic and higher harmonic components are represented by G2 (8) , then 
Id an be xpres ed as, 
(2.2) 
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and 
(2.3) 
where w i the switching frequency in rads- 1 and () = wt. Al and A2 are the coefficients 
of the fundamental component in the switch current, and BI and B2 are the coefficients 
of the fundamental compon nt in the capacitor current. Substituting (2.2) and (2.3) 
into (2.1) and evaluating at the fundamental, we obtain, 
10 = -AI sinwt - A2 coswt - Bl coswt - B2 sinwt (2.4) 
For a theoreti al efficien y of 100%, t he swit h current and voltage are r quired to be 
displaced in time with no overlap for minimum dissipation of power at the device. This 
impli that the following conditions must be satisfied: 
Swit h N: 
Switch OFF: 
le = 0, for 0 ~ () ~ 7r 
id = 0, for rr ::; () ::; 2rr 
Th r fore, from (2.2) and (2.3), during switch ON, 
G2 (O) = HI cos wt + H2 sinwt 
and during switch OFF, 
(2.5) 
(2.6) 
Th above expr sions for G2(O) are relevant when the switch is on and off resp ctively, 
and an b combin d by multiplying by the corresponding quare wave functions shown 
in Figur 2.2 to produce a single expression for G2 (O). 
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Figure 2.2: Harmonic composition of square waveforms for determining G(20). 
Thi gives, 
G2(O) = (131 coswt + H2sinwt). (~ + ~ [sinwt + ~ sin3wt + ~ sin 5wt ... ]) -
(IDC + Al sinwt + A2 coswt). (~ - ~ [Sinwt + ~ sin 3wt + ~ sin5wt ... ]) 
Th abov expression for G2(O) cannot contain any DC or fundamental components, as 
it r pr nts the second and higher harmonic content. Therefore the DC terms, funda-
mental 0 ine and sine terms are equated to zero in order to determine the coefficients. 
A fourth r lationship is obtained by considering the continuity of G2 ( 0) at t = 0 and 
quating the two xpr ssions for limt-+o G2 ( 0). The coefficients are then solved in terms 
of iD , and are given below, 
(2.7) 
Expr sions for th switch current and switch voltage can now be determined. During 
the on-period, from (2.1), 
i d = J DC - 10 for 0 < (} < 7r (2.8) 
The 0 ffici nts in (2.7) ar substituted into (2.8), and using (2.4) gives the switch 
curr nt as, 
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ld = lDG (1 + ~ sin 0 - cos 0) . (2.9) 
witch voltage is now derived as follows. During the off-period, from (2.1), 
l e = lDG -10 for 11" < 0 < 211" (2.10) 
The switch voltage, Vd, across the shunt capacitance C is given by, 
1 i f) Vd(O) = wC 7r (JDG - Io)dO. (2.11) 
Expanding the integral and substituting the coefficients gives, 
1 ( 311"1DC 11"1 DC ) Vd(O) = wC lDGO - -2- - -2- cos 0 -lDG sin 0 . (2.12) 
The switch waveforms are depicted in Figure 2.3 and it can be seen that the switch 
voltag and switch current waveforms do not overlap at the on/off transitions. The 
witch current waveform drops down to zero at the beginning of the off period, and 
similarly the voltage waveform drops to zero with zero gradient at the beginning of the 
on period. 
The thr e spe ilk criteria for optimum Class E op ration as established in [63J for 
witch voltage and curr nt are: 
1. Rise in swit h voltage across the active device must be delayed until the transistor 
is off. 
2. Switch voltage must return to zero at the time of transistor turn-on. 
3. The d rivative of the switch voltage must be zero at turn-on. 
Interpr ting these criteria in (2.12), it can be shown that, 
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Figure 2.3: (a) Switch current ld (solid), and capacitor current l e (dashed) and (b) 
witch urr nt ld (solid), and switch voltage Vd (dashed) of a class E amplifier. (Nor-
m ali ed to IDc = 1, wC = 1). 
This satisfi the conditions for optimum Class E operation and 100% theoretical effi-
ci ncy. 
Th switch bias voltag VDD , is the average of the witch voltage and is found from the 
D component of the Fourier series of the switch voltage from (2.12), 
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VDD = iDC 7rwC 
2.2.3 Derivation of Load Impedance, ZL 
(2.13) 
At the fundam ntal, the voltage across the switch Vd, is equal to the voltage across the 
load Vo , therefore, 
Vdl!o = Vo = w~ J (BI cos wt + B2 sin wt)dB 
1 iDC. 
= --C(- sm B + O.1481DC cos B). 
w 2 
The fundamental current 10 , is given by evaluation (2.4) , 
7r 
10 = IDc(coswt - "2sinwt). 
(2.14) 
(2. 15) 
Ther fore the optimum fundamental impedance required for 100% efficiency can be 
found by the ratio of (2.14) and (2.15) , and is given by, 
h L = _1_0.28015ei4S.97° 
wC 
and agrees with the equations presented in [66] and [78]. 
2 .2.4 Waveform Parameters 
(2.16) 
Peak switch current is derived by solving its derivative when equated to zero, and is 
giv n by, 
l d,peak = 2.861Dc at () = 2.138 rad (2.17) 
Similarly, peak positive drain voltage is found to be, 
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\td,peak = 3.569VDD at f) = 4.27 rad (2.18) 
The maximum frequency at which a device can be operated and still obtain optimum 
Class E behaviour is determined by the maximum peak switch current that it can 
support. From (2.17) and (2.13) , 
2.2.5 Output Power 
j = IDC 
27r2C VDD 
I max 
fmax = 56.3CVDD 
Output RF power at the fundamental frequency at the load is given by, 
1 2 
Pout = -10 peak . ~(ZL)' 2 ' 
Substituting 2.17 and 2.13 in (2.20) we get, 
(1.861Dc? 1 0 
}lout = 2 · 0.28015· wC cos 48.9 
Ibc 
= 7rWC 
= V5D7rWC. 
The total DC power is given by, 
(2.19) 
(2.20) 
(2.21) 
(2.22) 
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and is qui valent to the fundamental RP output power dissipated at the load impedance 
given in (2.21), thus implying 100% DC-to-RF efficiency. 
2.3 Experimental Verification - Class E Amplifier 
The results obtained were verified with the design and fabr ication of a pHEMT class E 
amplifier. In order to best elucidate the design equations, 100 MHz was chosen as the 
design frequency and the ampli fier was implemented with lumped components. 
The device u ed was th Filtronic 0.25 J.Lm LP6836 SOT343 pHEMT packaged device. 
The gate was biased at the pinch-off voltage of -1 .2 V and drain was biased at 2 V. The 
input n twork was designed to provide a conjugate match to the input impedance of the 
device at the fundamental switching frequency for maximum power transfer and hence 
effici nt switching of the device. The output load network includes an additional shunt 
capacitance of 2 pF to supplement the 0.103 pF Cds of the device for a higher output 
power. This is followed by a series resonant circuit tuned at the fundamental switching 
frequency. This is followed by the optimum load reactance of 0.25 J.LH as calculated 
in (2.16), and an output matching network to transform the optimised load resistance 
of 127 n to 50 n, as shown in Figure 2.4. The parasitic resistances associated with 
the lumped inductors are shown, as they contribute to the optimum load resistance as 
calculated in (2.16). 
.1.1.2 V 
Resonant Circuit 
430 nil lOO pI' lOO pP 2.2111 r : 0.25 Ill-I IOOnH 
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Figure 2.4: Schematic layout of the fabricat d 100 MHz lumped class E amplifier. 
Measur d performance of the amplifier is given in Figures 2.6 and 2.7. A maximum 
PAE of 73 9i( and a drain efficiency of 78 % was achieved with an output power of 10 
dBm and a gain of 12.6 dB. A simultaneous second harmonic suppression of 54 dBc was 
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Figure 2.5: Photograph of the fabricated 100 MHz class E amplifier. 
a l 0 achieved. Th se results demonstrate that the first-order design theory provides an 
xC' II nt foundation for high efficiency amplifier design. The treatment is also highly 
uit d for higher fr quency de igns as an intelligent starting point for determining the 
r quir cl harmonic impedances to be presented at the output of the device. 
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Figur 2.6: M asur d r suIts of the fabricated 100 MHz lumped class E amplifier. 
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Figure 2.7: I asur d re ult of the fabricat d '100 MHz lumped class E amplifier. 
2.4 Qv rview of Conventiona l C lass E Trip ler 
di u ed in hapter 1, th optimum duty cycle of a conventional class E multi-
pJi r (giv n in (1.17)), i inversely proportional to the multiplication factor . This 
impli , how r, that th fra tion of negative xcursion of Vg below pinch-off volt-
ag p b om pr gr maller for higher multiplication factors. A depicted in 
Figur 2. , I rg r input driv I vel are requir d for sufficient turn-off of the device as 
the pin h-off v ltag in r al FET d VIC is not abrupt. Leakage current during the off 
t th finite off-r i tan of a real FET al 0 necessitates larger input drive 
for maller duty cycle drive. This however, can lead to undesirable 
£ rward ndu tion of th gate of th device leading to r duced fficiency and reliability 
i u . nver ion gain of th multiplier is al 0 compromised with higher 
input dri h nonJin ar input apacitance of a FET device makes it further difficuJt 
t a hi th orr t fractional duty cycle without a degree of trial and error [51]. 
h anal pr nt din tion 2.2 was applied to a conventional elas E tripler. Th 
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Figur 2. : lnput driv r quirements for a conventional class E multiplier howing a 
la rg r input driv (dashed) i r quir d for better switch off of the FET with con quent 
high r maximum voltag that can lead to forward onduction of the gat . 
mpl gi n in ppendix A. Th optimum omplex impedance at 16.7% 
dut le i a1culated to b , 
t pi 1 I 
(2 .23) 
with fundam ntal wi tching frequency and C i the hunt ca-
the wit h as hown in Figur 1.16. The witch voltage and current 
hown ill Figur 2.9, and highlight a econd disadvantage with the topol-
hown to be negative for rtain parts of th cycle. 
haract ri ti f a FET is given in Figure 2.10, and hows that with 
drain urr nt a noti abl amount of drain voltage appears acro the witch 
du 
xi t 
of the FET. This will eau the witch current and voltage to 
au ing di ipation at the witch and reduced efficiency. It can 
b n in Figur 2.10 that a mor uitable dynamic loadline would utilise the po itive 
and n gati wing of Vds and only th po itive swing of Ids to minimise the power 
cl i i pat al 11 FT. 
Irth r p t ntia1 probl m ari from the witch urrent waveform hown in Figure 2.4. 
ak p iti witch urr nt c ur at () = 0.71 radians 2. 1 radian and 4.90 radian . 
uming p ak urr nt oin id with lmax of the active device (lDS at Ves = 0) for 
111< ' iJ1luffi output pow r and optimum utili ation of th device, the dri wav form 
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(a) 
IlA) , Vi V) 
(b) 
Figur 2.9: (a) wit h urr nt i d ( olid) , and capacitor current l e (dashed) and (b) 
wit h urr nt l d ( olid) , and witch voltage Vd (dashed) of the conventional class E 
tripl r \ ith 16.7% duty 1. ( ormali ed to Joe = 1, wO = 1). 
ntinuou ly provide the r quir d input voltage to sustain the three 
p ak in urr ut. This impli that a r ctaugular input drive, instead of a sinusoidal 
on , i r quir d with a peak voltage of Vg = 0 if det rioration in performance i to be 
a oided. It will b hown lat r on that th sinusoidal input drive i everely distorted 
b th 11 nlin ar input apacitance (Ogs) of a FET, and that thi nonlinearity can be 
xploited t tail r th input waveform to a more desirable shape. An approximation to 
a qual' driv fun tion an b simply achieved by biasing the FET at Vp and providing 
hort ir uit t nnination at th econd and fourth harmonic. How ver manipulating 
th harm ni a r ctangular driv waveform with much smaller duty cycle 
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i mu h m r ompl x and involved as the amplitude and phase relationship between 
th harm ni . is much mor omplex. 
F ig ur 2.10: Boundari of th 1- haracteristi of a FET for operation as a witch 
[ 01· 
2.5 0 
tional 
w of Novel CIa E Multiplier Topology 
ut a n w t pology t ov rcom the probl m as ociated with the con v n-
p iaIl appar nt for high multiplication factors . 
\ ith r gard to input dri a 50% duty cycle i more attractive in terms of ease of 
pra ti al impl m ntation. H w v r, in the as of the cony ntional class E multiplier a 
50% dut th predicted limit of 1 beyond which th load angle is 
to 90° ([ 7]), i . . a pur ly r activ load. The required complex load is calculated 
l b, 
(2.24) 
h as iat d wa cform ar hown in Figure 2.11 , and the drain curr nt can be een to 
and n gativ . Thi as describ d abov eau e imultaneou xi ten e 
f drain urr nt and v Itag fa practi al FET as predict d by its IV characteri ti . 
h no r 2. 12, allow for a reali abl load with a 50% duty 
I dri by introdu ing a fundamental short circuit trap in the load n twork, to 
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Figure 2.11: (a) witch urrent id ( olid), and capa itor current ie (dashed) and (b) 
wit h urr nt Id (olid) and switch voltage Vd (dashed) of the conventional clas E 
tripl r with 50o/c dut c I _ ( ormali ed to IDc = 1 wC = 1). 
pr yid a fundam ntal switching component in the drain curr nt. 
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Figure 2.12: Id aliz d ir uit of th propo ed elas E tripl r. 
h quantitati anal i pr viou 1 de cribed for the case of the class E amplifier is 
il appli d to th n w top logy and i detailed in the n xt ection. It i will be hown 
hat thi t polog utili th mor attractive dynamic load-line of po itive/negative 
d., and a p iti i d whi h as an b seen from Figur 2.10 would r ult in a more 
uitabl m cl of op ration to achieve high ffi i ncy. 
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2.6 Analysis of Novel Class E Tripler with 50% 
Duty Cycle Drive 
2.6.1 Assumptions 
2 Class E Circuit Analysis 
The assumptions made in this analysis follow those made by Sokal and Zulinski [9,13] 
and erve to conc ntrate the equations to the core operation of the circuit. 
Th as umption are as follows: 
1. An infinite impedance RF choke is provided at the bias feed . This implies only 
DC flow through the bias line. 
2. The active d vice operates as an ideal switch, with sufficiently low on-resistance 
such that the switch current and voltage remain unchanged, and fast enough 
witching times to allow the OFF-transition time to be neglected. 
3. Th quality fa tor of the two resonant circuits at the fundamental and third 
harmonic is high enough such that the fundamental trap current l i is essentially 
sinusoidal at the fundamental, and the load current 10 is sinusoidal at the third 
harmonic. 
4. The hunt capacitance, C, is ideal. It can be equal to the linear equivalent of the 
non-lin ar output capacitance of the device [79]. 
5. The ircuit components are ideal, implying no power dissipation occurs in the 
circuit el ments except at the load resistance. The parasitic resistances of the 
series r onant circui t can be absorbed into the load resistance. 
2.6.2 D rivation of Switch Current and Voltage Waveforms 
The urrent in t he differ nt branch of the circuit shown in Figure 2.12, namely drain 
urrent Id , capacitor curr nt l e, fundamental trap current Ii , and load current 10 are 
described a ording to their harmonic content. From Figure 2.12, and the assumptions 
above th following statements can be made about the harmonic composition of the 
branch curr nts: 
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1. Id contains all harmonics. 
2. l e does not contain any DC component. 
3. l i contains only fundamental components. 
4. 10 contains only third harmonic components. 
Nodal analysis is then performed at node A, and the following expression relating the 
branch currents is obtained, 
(2.25) 
If we represent th fourth harmonic and higher harmonic components by G4 (O), which 
i a function of wt, then Id can be expressed as: 
Id = iDC + Al sin wt + A2 cos wt + HI sin 2wt 
+ H2 cos 2wt + Cl sin 3wt + C2 cos 3wt 
(2.26) 
and, 
le = - HI sin 2wt - H2 cos 2wt + }:;1 sin 3wt 
(2.27) 
where, w is th switching frequency in rads- 1 , Al and A2 are the coefficients of the 
fundamental component in the switch current, HI and H2 are the coefficients of the 
second harmonic and 1 and 2 are the coefficients of the third harmonic. El and ~ 
ar coeffi ients of the third harmonic in the curl' nt through the capacitor. Substituting 
(2.26) and (2.27) into (2.25), and evaluating at the fundamental we obtain: 
(2.28) 
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For a theoretical efficiency of 100%, we require that the switch current and voltage are 
di pln.c d in tim and do not overlap for minimum dissipation of power at the device. 
This implies that the following conditions must be satisfied: 
Switch 0 : 
Switch OFF: 
l e = 0, for 0 ~ () ~ rr 
ld = 0, for rr ~ () ~ 2rr 
where e = wt. Therefore, from (2.26) and (2.27), during switch 0 
G 4 (0) = -HI sin 2wt - H2 cos 2wt + HI sin 3wt + 1!-'2 cos 3wt 
and during switch OFF: 
G4(O) = -JOG - Al sinwt - A2 coswt - BI sin 2wt 
- H2 cos 2wt - Cl sin 3wt - C2 cos 3wt. 
The above expr sions for G4(O) are relevant when the switch is on and off respectively, 
and can be combined by multiplying by the corresponding square wave functions shown 
in Fig. 2.2 to produce a ingle expression for G4 (O). 
F 
bl-- +---;cr-- --.. = ~ + ~ [sin wt + k sin 3wt + k sin 5wt ... ] 
() 1t 2n (Vt 
F 
t D = ! - ~ [sinwt + ! sin 3wt + ~ sin 5wt ... ] 
o 1t 2n (j)t 
Figure 2.13: Harmonic composition of square waveforms in order to determine G4(O). 
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This gives, 
(-Hl sin 2wt - H2 cos 2wt +}:;l sin 3wt +}:;2 cos 3wt) 
( 1 2 [ 1 . 1 ]) . 2' +:; sinwt+ 3sm3wt + 5sin5wt... -
(1DC + Al sin wt + A2 cos wt + Hl sin 2wt 
+ H2 cos 2wt + Cl sin 3wt + C2 cos 3wt) 
. (~ - ~ [sin wt + ~ sin wt + ~ sin 5Wt...] ) 
The above xpression for G4(0) cannot contain any DC, fundamental, second harmonic 
or third harmonic components, as G4(0) represents the fourth and higher harmonic 
content. Therefore the cosine and sine terms of these components in G4 (0) are equated 
to zero to determine the coefficients. An eighth relationship is obtained by considering 
the continuity of G4 (0) at t = 0 and equating the two expressions for limt-+o G4(0). 
The co fficients are then solved in terms of i DC , and are given as, 
A2 = 0, B -~ 1 - 51t' ' 
C - I DC (91t'2 - 64) 1 - 1271' ' C =l.IHL 2 = 2 ' 
1< ,_ - =l..DJ:2. 
.L.rl. - 2 • 
Expr ssions for the switch current and switch voltage can now be determined. During 
the on-period, from (2.25), 
Id = IDC - Ii - 10 for ° < 0 < 7r (2.29) 
The aboy determined oefficients are substituted into (2.29) to give the switch current 
as: 
Id( 0) = IDc( 1 + 1.2732 sin 0 + 0.8926 sin 30 - cos 30) (2.30) 
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During the off-period, from (2.25): 
le = IDC - Ii - 10 for 7r < () < 2rr (2.31) 
The witch voltage, Vd, across the shunt capacitance, C is given by, 
Expanding the integral and substituting in the coefficients gives, 
1 ( IDc . 37r) Vd ( ()) = - IDe() - 1.2732IDc cos () - O.2975IDc cos 3() - - sm 38 - -IDC W 3 2 
(2.32) 
The switch waveforms are depicted in Figure 2.14 and it can be seen that the switch 
voltage and witch current waveforms do not overlap at the on/off transitions. The 
switch curr nt waveform drops down to zero at the beginning of the off period, and 
similarly the voltage waveform drops to zero with zero gradient at the beginning of the 
on period. 
The three sp cific cr iteria for optimum Class E operation as established m [66J for 
switch voltage and current are: 
1. Rise in switch voltage across the active device must be delayed until the transistor 
is off. 
2. Switch voltage must return to zero at the time of transistor turn-on. 
3. The d rivative of the switch voltage must b e zero at turn-on. 
Interpreting these criteria in (2.32), it is seen that, 
~I 0 'dO -O=27r 
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Figur 2.14: (a) wit h current id ( olid), and capacitor current l e (dashed) and (b) 
wi h urr nt i d (olid) and witch voltage Vd (dashed) of the novel class E tripler. 
( ormali d to J D = 1, W = 1). 
Thi th ondition for optimum Clas E op ration and 100% theoretical effi.-
wit h bias v ltag VDD, i the average of the switch voltage and is found from the 
D omp n nt of th Fourier of the wit h voltag from (2.32), and is given by, 
V iDC 
DD = 97rWC (2.33) 
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2.6.3 Derivation of Load Impedance, ZL 
At the third harmonic, the voltage across the switch, Vd, is equal to the voltage across 
the load impedance, Vo therefore, 
Vd l3!o = Vo = w~ J (.el sin 3wt + ~ cos 3wt)dB 
1 (lDC ) 
= - 3wC -2- sin 3B + 0.2341lDC cos 3B (2.34) 
Th third harmonic current, 10 is given by, 
10 = 1Dc(cos 3wt - 0.8927 sin3wt) (2.35) 
Therefore, the optimum third harmonic impedance required for 100% efficiency can be 
found by the ratio of (2.34) and (2.35), and is given by, 
(2.36) 
It can be en from (2.36) that the optimum load impedance is dependent on the 
fundam ntal switching frequency, w, and the shunt capacitance, C. With a 50% duty 
cycle driv ,th load angle required for class E operation is 73.3°, and is an improvement 
on the n ar unr alizable load angle of 88.9° obtained for conventional class E multipliers 
with the am drive. 
Figur 2.15 ompar the optimum impedance as a function of C presented by the 
output n twork to th d vice for the conventional and proposed class E tripler. It can 
ben that for high r values of C and hence output power, the optimum impedance 
at h r quir d harmonic rapidly approaches the vicinity of a short circuit for the 
onv ntional tripl 1'. This poses further problems as small values of load resistance 
R, are difficult to r a lise a urately and to match to 500. Furthermore for small load 
r istanc ,parasitic r i tances in the circuit form larger fractions of the optimum load 
and an b d trim ntal to th drain fficiency. 
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/::,. IGHz 
+ 2GHz 
X 3GHz 
Figure 2.15: Optimum impedances of the required harmonic at 3 GHz and unwanted 
harmoni at 1 GI-Iz, 2 GHz, and 4 GHz as a function of output shunt capacitance C 
in th load n twork for th nov I class E tripler. 
Increasing C (0.15 to 1 pF) . 
/::,. IGHz 
+ 2GHz 
X 3GHz 
o 4GHz 
Figure 2.16: ptimum imp dances of the required harmonic at 3 GHz and unwanted 
harmoni at 1 GHz, 2 GHz, and 4 GHz as a function of output shunt capacitance C 
in the load n twork of the conventional class E tripler. 
2.6.4 Waveform Parameters 
Peak swit h urr nt i found by equating th second derivative of (2.30) to zero, and is 
giv n as, 
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id,peak = 3.288iDC at 0 = 0.873 rad 
Similarly, peak positive and negative drain voltages are found to be, 
Vd,peak+ = 11.89VDD at () = 3.549 rad 
Vd,peak - = - 11.05VDD at () = 4.533 rad 
(2.37) 
(2.38) 
(2.39) 
The maximum fr uency at which a d vice can be operated and still obtain optimum 
E b haviour i det rrnined by the maximum peak switch current that it can 
upport. From (2.37) and (2.33), 
2.6.5 Output Power 
lmax 
f max = 584.1GVDD 
Output RF power at the third harmonic at the load is given by, 
P out = ~i6,peak . R e(ZL). 
i O,peak i deriv from (2.35), and sub tituting (2.33) in (2.41) we get, 
{1.34IDc)2 1 0 
Pout!3 fo = 2 . 0.4118 . 3wG cos 73.3 
= 97rwGVBD 
(2.40) 
(2.41) 
(2.42) 
The abov deriv xpr sion for output pow r i equivalent to that of the conventional 
with an optimal duty ycl of 16.7%. (2.42) demonstrates that operating the novel 
trip} r at 50% duty ycle do not result in a reduction of output power as is in the 
cas of a onv ntional tripl r (Figur 1.1 ). 
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Th total D power i th product of IDc and VDD, 
and i equivalent to (2.42), thu implying 100% DC-to-RF efficiency. 
Output power a t the third harmonic, given in (2.42), is inversely proportional to both 
shunt apacitan e, and drain bias voltage, VDD . VDD in turn, determines the peak 
swit h voltag as giv n in (2.3 ) and (2.39), and i set following practical limitation 
impo by th activ d vice. Output power is then controlled by shunt capacitance C, 
and i limited by the maximum frequency the device can be operated at for optimum 
las E behaviour as given in (2.40). These limitations are discussed in chapter 3. 
2.7 Analysis of General Switching circuit operating at any 
Duty cycle 
The quantitativ analysi has been demonstrated for both class E amplifiers and fre-
qu n y multipli r . I u efuln s in devising novel circuit topologies and quick evalu-
ation of ir uit performanc has also been established with the design of a novel class 
E tripler in S tion 2.6. Th adaptability of this analysis is evident and implies that it 
an b applied to any ideal switching circuit operating at any duty cycle to determine 
108 d-form de ign equation for the load network for 100% 7]DC/ RF' 
Equations rela ting the urr nts in the various branches of a specified circu it are fir t 
btain u ing Kirchoff ' law, and then the currents xpr ssed according to their har-
moni ontent. The analysi can then be performed as detailed in Sections 2.2 and 2.6, 
and utilising expres ions hown in Figure 2.17 for a general duty cycle of !rr. 
2.8 Conclusions 
A nov I approach to cl 
r ult 
E ircuit analysis has been presented in this hapter. The 
definitiv closed-form design quations which are directly 
r lat d to ac tual de ign omponents of the load network and 1 nd themselves to im-
ID diat d ign of cl E cir uits. It was shown to be easily adaptable to variable 
• 
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Figure 2.17: Harmonic compo ition of any switching function with a duty of 2~' 
param t rs uch as drive duty cycle and circuit topology. The first-order analysis was 
applied to the case of class E amplifiers in order to validate the analysis . It was ex-
perim ntally demon trated in the successful d ign of a 100 MHz class E amplifier, 
thu tabli hing the u efuln s of the analysis in providing an intelligent and accurate 
starting point for th de ign of lass E circuits. 
The analy i w th n used in the mathematical description of conventional class E 
tripl rs, and th waveforms obtain d highlight the potential problems with the practical 
imp I m ntation of onvcntional higher order class E multipliers. The smaller duty cycles 
as 0 iat with high r order multipliers for optimum operation, pose a problem with 
practical impl mentation of the drive to the device. It is shown that obtaining sufficient 
turn-off of the d vice will result in potential forward gate conduction of the device, with 
high r ord r multipliers posing a greater risk. A more suitable duty cycle drive of 50% is 
shown to b sub-optimal, with the required complex load purely reactive. Also shown, 
i that although the switch waveforms of the conventional circuit theoretically provide 
high ill icncy, they may not n ssarily be the optimum waveforms for practical high 
ffi i n y operation, as shown in Figure 2.10. The derived waveforms also indicate that 
a inu oidal driv will not be optimum to support the switch current waveform as three 
p ak xi t throughout the on period. A r ctangular waveform is needed; however , it 
is mol' diffi ult to obtain and can result in higher complexity of the drive circuitry. 
A nov I las E tripler was prop ed to mitigate the problems associated with the 
con v nti nal ir uit. The tripler incorporat a fundam ntal short circuit termination 
i~ th 10 d network to allow th ircuit to operate with a 50% duty cycle drive. Clo ed-
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form design equations were deriv d for the novel tripler, and the optimum load angle 
was hown to be realisable (73°). The associat d switch waveforms were also determined 
and wer hown to be ideally suited for practical high efficiency operation with regards 
to the IV characteristics of a FET. 
The next ch pter details design considerations for the proposed class E tripler based on 
practical limitation imposed by a non-ideal device in a real world environment. These 
con iderations are d rived a priori with the aid of predicted circuit behaviour from the 
analy i togeth r wi th practical measurement of the non-linear active device to be used 
for the d ign. The design of three microstrip triplers at 3 GHz is then presented along 
wi h simulated performance. 
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Chapter 3 
Navel Class E Tripler - Design Techniques 
3.1 Introduction 
The quantitativ analysis present d in the preceding chapter provided a rapid and 
in-d pth evaluation of class E circuit performance. A firm establishment of expected 
circuit behaviour and a good preliminary design was obtained for the novel class E 
tripl r that i proposed in this work. The techniques and design considerations involved 
in translating the ideal circuit design to a practical implementation are addressed in 
this chapt r. 
Harmonic balance is predominately used for nonlinear analysis of the triplers, with 
harmoni balance I nding credence to the analysis described in Chapter 2, and the 
analy is qually certifying the harmonic balance result for improved level of confidence 
in th simulation [81J. As discussed previously, a detailed analytical treatment involving 
~ w r id aJi d assumptions may provide more device-specific, accurate results than a 
first ord r analysis. However, the numerical iterations and complex Fourier analysis 
involv d mak this approach both exp nsive and time consuming. Moreover, since 
advanced harmonic balance algorithms are incorporated into most nonlinear simulation 
packag ,an initial design developed using idealising factors can be refined to a real 
device solution. 
An a urat and verifi large-signal device model is an essential requisite for the above 
approach. The model chosen to represent the device must incorporate all nonlinear 
m hanism that strongly affect circuit performance. This chapter includes an assess-
ment of the d vi e and associat d large signal model, along with validation of the model 
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through measurement of th device. 
Important design onsiderations for the input and output matching networks are also 
xamined in thi hapter, along with bias selection and bias feedline design for suc-
c s ful implementation of a microstrip tripler. Finally, thr e different microstrip circuit 
implem ntations with detail d d sign techniques for a 3 GHz tripler on RT /Duroid 
5 0 are pres nLed. This is the first reported demonstration of a microwave class E 
frequ ncy tripler, and involves unique microstrip design techniques for the design of 
E circuits. 
3.2 Active Device and Nonlinear Mod el 
A previously discussed, the cho en active device must operate as a switch for Class 
E operation. This r quires a low-loss device capable of high speed switching times 
at th fundamental frequency of operation. The device must also be bi-directional in 
order to upport the po itive and negative swing of the switch voltage as shown in 
Figur 2.9. Taking these criteria into consideration, pHEMT technology was chosen 
to implement the switch. This is particularly attractive due to their fast achievable 
wit hing tim ,low insertion loss and low phase noise owing to the improved carrier 
transport properti of the 2DEG layer in the device structure [1]. Additionally, this 
t hnolog has th capacity to support both positive and negative drain voltage with 
n gligibl current drawn for high efficiency operation. Contrary to that reported in 
[47 51], FET d vic ar apable of supporting both positive and negative drain voltage 
with no catastrophic damage to the device, provided adequate gate bias is provided. 
A di u ed in Chapter 2, many circuits such as FET resistive mixers and switches are 
oft n bi ed near VDS = 0 h nc promoting a negativ drain voltage swing [1]. However, 
contrary to r ports mad in [1], the DC characteristics of a FET are not symmetrical, 
and th r fore imply r v rsing the first quadrant haracteristic to obtain the third 
quadrant re ponse is not accurate, as will be explained and proven by measured results 
pr nt d later in thi ection. 
A ond critical d ign parameter is the gate width of the active device. The ideal 
wit h mod I assumes zero on-resistance and infinite transconductance. A pHEMT 
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Figure 3.1: Cross section of a typical pHEMT device (not to scale). 
d vice with a larg r overall gate width provides a smaller on-resistance [82] and conse-
qu ntly high r fficiency, but also results in a larger intrinsic drain-source capacitance, 
ds , which, as predicted in (2.40), can limit the maximum frequency for optimum class 
E operation. A larger shunt capacitance also leads to a lower optimum load impedance 
and hence high r urrent flow, with subsequent higher power dissipation due to resis-
tive 108 es in the matching networks. Additionally, although a large device may provide 
higher output power, it also r quires a larger input drive in order to charge and dis-
charg the larg r input capacitance Cg8 , which compromises the achievable conversion 
gain. onversely, whilst a smaller device may provide more gain, the lower transcon-
ductanc and higher on-resistanc result in lower output power and drain efficiency 183]-
Th gate length of the device determines the switching speed achievable, with shorter 
lengths providing higher cut-off frequencies [84]. 
Th activ device used in this work is the Filtronic FPD750 pHEMT, with a gate length 
of 0.25 J.Lm and a gate width of 750 J.Lm , displaying maximum stable gain up to 12 GHz. 
The datash et for this d vice is provided in Appendix B. This AIGaAs/InGaAs device 
incorporat a r cessed gate structure for lower parasitic gate resistance, which is offset 
toward the ource for lower parasitic source resistance [82]. The on-resistance of this 
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d vice i approximately 1.9 n and its intrinsic drain-source capacitance is 0.15 pF. An 
essential step in the design of any nonlinear circuit is the development of an accurate 
non-lin ar devic model. The nonlinear model used in this case is the TriQuint TOM3 
model [85], with intrinsic model parameters supplied by the manufacturer (Appendix 
C). The TOM3 model boasts greater accuracy in the modelling of gate capacitances 
Cgs and gd by exploiting quasi-static charge conservation concepts [86J. 
It has be n Bp culated that the TOM3 model is not suited to the design of switch-
ing circuits due to its inability to accurately model the ohmic region around VDS = 0 
[51 7J. ontradicting claims have also been made [88], with Filtronic plc. regu-
larly utilising the TOM3 model for their high power switch designs for handsets and 
WiMax/WLAN applications [89]. In view of this, DC measurements of the pHEMT 
devic were performed in order to verify the model. Emphasis was placed on the region 
arOtmd VDS = 0, and also negative values of VDS in order to accurately model device 
behaviour during the negative excursion of the drain voltage waveform during the off 
period, as shown in Figure 2.9. A packaged FPD750S0T343 was embedded into a 
50 n test fixture to ensur tability of the circuit . If DC measurements across a bias 
plan are performed in a circuit environment that produces gate and drain terminations 
within unstable r gions of the stability circles of the device, then oscillations can occur 
re ulting in inaccurate measurements. A programmable DC supply (HP6626A) was 
u ed to perform automated measurements by sweeping Ves and VDS and recording the 
orresponding values of IDs. A spectrum analyser (HP8593E) was also used to monitor 
stability. 
Mod 11 d v r us measured I-V curves of the active device are given in Figure 3.2, 
and how good agr ement, especially in the third quadrant. The I-V curves are not 
symmetrical, and it can be seen that, for gate voltage bias much lower than the pinch-
off voltag of -1.0 V, a further negative excursion of the drain voltage is possible with 
minimal draw of drain current. However, for a certain gate bias level, negative drain 
current begins to be drawn for a drain voltage level beyond a certain threshold, Van' 
This oc urs b ause with incr asing values of negative VDS, the gate-drain voltage VeD 
approa h th pinch-off voltage and increasingly becomes the control voltage in place 
of Ves. Th value of VDS at the b ginning of conduction in the third quadrant, Van, 
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can be deri v d from, 
VD = Ves - VeD 
and i th refore giv n by, 
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Figur 3.2: (a) M ur d and mod 11 d DC I-V curves and (b) detailed measured and 
m d 11 d D I-V urv around VD = 0 for a Filtronic FPD750 pHEMT device. 
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The kn e voltage of the FPD750 is also shown in Figure 3.2 to be approximat ly 0.8 
V. The drain must therefore ideally be biased above this value in order to ensure 
maximum possible I ds,peak for maximum output power. Drain bias is also controlled 
by the maximum possible Vcts ,p ak given by (2.39), which in turn is dependent on the 
maximum negative swing of gate voltage, Vgs. Hence, a compromise must be reached 
b tw n output pow r, efficiency and conversion gai n. 
The intrin i TOM3 model is embedded in an extrinsic parasitic equivalent circuit, 
given in Appendix , in order to model the effects of interconnect parasitics. This 
includ s ohrrtic contact resistances and capacitive interaction of the pads of the three 
terminals, and parasitic inductances per unit length of terminal line and bond wires. It 
ntial to a ount for the parasitic effects in the design of the input and output 
matching circuits, as they contribute to the optimum impedance presented to the drain 
and gate of the device. 
Devic model validation, and simulations of the tripler were performed using Agilent's 
ADS oftware, and harmonic balance was used to analyze circuit performance. 
3.3 Choice of Implementation 
For this study, rrticr trip technology was selected over lumped components for the 
implementation of three proof-of-principle 3 GHz tripler designs. This is predominantly 
due to the difficulty in design introduced by the self-resonant frequency and other 
p rasiti IT< ct of lumped omponents that precludes their applicability in harmonic 
on trolled environments above a few gigahertz [65]. The toleranc levels of the Q factor 
and If-resonant frequency of the lumped components also pose a design problem. An 
attempt to design a VHF prototype tripler at 300 MHz utilising lO08CS series Coilcraft 
inductors was un u ce sful due to th measured Q factor and self-resonant frequencies 
being markedly high r than the stat d tolerances of 5.2%. The measured response of 
the L filter, entr at the output fr quency of 300 MHz, is compared to the 
response produc by the -param ters supplied by the manufacturer. It can be seen in 
Figur 3.3 that vital multi-harmonic control, especially at higher frequenci (e.g. 410) 
i not asilyachi v d. 
Choice of fmplementation 72 :3 Novel Clas E Tripler - Design Techniques 
0 
-5 
~ -10 
VI 
on 
-15 0 
....l 
C 
0 
11 -20 
VI 
.5 
-25 
-30 
0 100 200 300 400 500 600 
Frequency (MlI/:) 
Figur 3.3: Measured ( olid) and mod lied [suppli d by manufacturer] (dashed) inser-
tion I f the ('rie L filter centred at 300 MHz. 
Mi ro trip network are more accurately modelled and controlled with predictable be-
haviour d crib d by 10 d-form quations, offering high accuracy well into the millime-
tr wave r gion [90]. Micro trip was th r fore chosen as the method of implementation 
at 3 Hz with the added motivation of applicability to higher frequency circuits rang-
ing into th millim tr wav region. Micro trip consists of a metallic conductor strip 
eparat from a metallic ground plane by a di lectric ub trate of relative permittivity 
r, as hown in Figur 3.4. 
Electric Field 
Magnetic Field 
w 
. .- ~ 
h 
Figur 3. : Mi r trip geom try showing le tric and magnetic field lines traversing 
both 0 r (di I tri p rmittivity) and 0 (fr e space permittivity). 
Th r ar tw di tin t di I tric r gion involv d: EoEr of the dielectric material and Eo 
of air. ma b ombin into a r laLive ffective permittivity, Ee!! which d fines 
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a homogeneous substrate surrounding the microstrip and extending into infinity, and 
is given by [91], 
€r + 1 €r - 1 
€ell = --+ , 
2 2)1+ l~h (3.3) 
where hand ware the strip width and substrate thickness respectively. The design pa-
rameters required to produce a certain network response, i.e. characteristic impedance, 
ho, and electrical length, 0, can be translated to the physical dimensions of the mi-
crostrip configuration, i.e. strip width, w, length, l, and substrate height, h, using 
equations (3.4)-(3.7). The characteristic impedance of the microstrip line for a geome-
try where 7t 2: 1, can be calculated from, 
'/ 1207r 
LlO -
- J€ell[(w/h) + 1.393 + 0.6671n((w/h) + 1.44)· (3.4) 
How ver, it must be ensured that the width of the stripline does not exceed a limit 
beyond which a transverse-resonant mode can be excited [90] and couple with the 
quasi-TEM mode of the microstrip structure within the operating frequency range 
of the circuit. This is especially pertinent in the design of multi-harmonic controlled 
circuits such as class E, where the cut-off frequency must be above the highest controlled 
harmonic. The cut-off frequency is given by (3.5) [92] and sets an upper limit to the 
realisable strip width, and hence a lower limit to realisable impedance. 
c h= . Jf;(2w + 0.8h) (3.5) 
The guid d wavelength is given as, 
, -~ Ag - , 
..ft;jj (3.6) 
where AO is the wavelength in free space. Strip length, l, is then given by, 
(3.7) 
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The above quations (3.3 - 3.7) are utilised in the following circuit designs to obtain 
initial d ign valu of wand l of the st riplin ,and are ubsequently refined using 
more accurate mod I incorporated in the Eesof ADS Simulator. Sophisticated models 
incorporating the parasitic behaviour of discontinuities in microstrip line [93], [92] are 
also in luded. 
Hybrid MIC t hnology provid a simple and low cost fabrication technique that is 
ideal for realising low frequency prototype circuits for purposes of validation. It consists 
of individual discr te devic ,such as FETs and diodes, along with passive elements that 
are integrated onto a ommon substrate board through bonding, soldering or conductive 
silver poxy. These cir uits can operate with relatively good performance from 1 GHz 
up to around 30 GHz, beyond which parasitics associated with bondwires, interconnects 
and d vi e pa kag begin to have a significant impact on circuit performance. 
Reliability and reproducibility df hybrid circuits may be poor due to the manual attach-
ment of omponents, however it also provides the fr edom to tune the circuit param-
ters, for example, by shortening lengths of transmission lines or adding transmission 
line stub. Parasitic eft ts introduced by connections between d vices and components 
to the microstrip must be accounted for and de-embedded in the design of the input 
and output matching circuits. Bond wires, for example, can be modelled as inductors 
with the fr e- pace inductance given by [93], 
4l 
L = 5.08 x 10- 3 . l[ln( d) - 1] , (3.8) 
wh re l and d ar the length and diameter of the bond wire measured in mils, and L i 
indu tan in nH. F\trther mod Is that incorporate the eft et of the ground plane on 
It tive inductance of the bondwire, along with capacitive effects introduced by 
the h ight of the bondwir are also avai lable [94]. 
3.4 D sign Considerations 
Multiharmoni -controlled circuit come with a degree of complexity and sensitivity, due 
to th r uirem nt to provide simultaneous optimum impedance at several harmonics of 
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Figur 3.5: Exampl of a II circuit demonstrating device and component attach-
m nt. 
th fundam ntal fr qu n . rudent d ign involv arriving at a compromise between 
ir ui p rforman , omplexityand n itivity, with optimum modules adopting simple 
d ign wi h redu d ompl xity for f wer po ibl point of failur , and yet providing 
optimum p rforman . Th techniques involved in as ing circui t design wi th the e 
on p tak n int on ideration ar detailed in this ection. 
3.4.1 umb r of Harmonics 
The quantitati anal i in tion 2.6 take a larg number of harmoni into con id-
ra ion to produ the ideal witch waveform hown in Figur 2.9. Howev r, for the 
purp ' f pr ti al impl m ntation of the tripl r it is d irabl to limi t the number 
f harmolli that ar ontrolled in the design of the matching networks in 
rd ir uit ompl ·ty. It i often the case that the benefits obtained by 
11 r I f a larg r number of harmonic do not ju tify the incr ase in compl x-
it. r a r al ir ui ,th output pow r d cr as at each increasing harmonic whilst 
th rr ponding improv ment in ffi i ncy gained by harmonic ontrol becomes mor 
n gligibl ' [9.5 96). In order to valuat the trade-off betwe n circuit performance and 
numb r f harm ni ,i t i in tructi v to d termine the number of harmonics that ar 
r qui red 0 r pr du th ali nt form of th id al witch waveforms. This is achleved 
banal 
tru ting th 
Th 
wit h voltag and urr nt using Fourier erie analysis and recon-
form with a limit d numb r of harmoni 
witch voltag giv n by (2.32) is 
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k=n 
Vd(O) = aO + L akcos(kO) + bksin(kO). (3.9) 
k=O 
Since Vd is only non-zero between 7r and 27r, we can evaluate the coefficients in this 
interval as: 
iDC (3.10) 
ao = 97rWC 
2 for n odd, n -11,3 n7 
2 1.27327r for n = 1 n7- -2-
IDC (3.11) an = -- X 7rWC 
2 O.29757r for n = 3 n7- -2-
2 2 for n even 6(n+3) - 6(n- 3) 
o for n odd, n -I 3 
for n = 3 (3.12) 
2.5464n + O.595n _?! for n even. CTi7=iT ~ n 
Equivalent xpressions for the harmonic composition of the switch current are obtained 
in the same way, and hence expressions for any harmonic component can be derived 
individually. The Fourier series of the switch current given by (2.30) is, 
k=n 
id (G) = an + L ak cos( kG) + bk sin( kG). (3.13) 
k=O 
With Id only non-zero between 0 and 7r, we can evaluate the coefficients as: 
Design C01l3idemtio1l3 
ao = 1 
iDC 
an = -- X 
7r 
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0 for n odd, n =f 3 
- 11" for n = 3 
"2 
1.2732 _ 1.2732 + 0.8926 _ 0.8926 for n even (n+1) (n- l) (n+3) (n- 3) 
2 
n 
1 1 
- (n+3) - (n - 3) 
for n odd, n =f 1,3 
for n = 1 
for n = 3 
for n even. 
(3.14) 
(3.15) 
(3.16) 
It can be een in Figure 3.6 that four harmonics are sufficient to produce a good 
approximation to the ideal switch waveforms and is a suitable compromise. Significant 
improvement i not achieved by the inclusion of additional harmonic control, and the 
variation in finite fall time of the current waveform is insignificant with the incorporation 
of higher harmonics. Simulations of an ideal circuit w re performed in order to quantify 
the impa t of limiting the number of controlled harmonics on DC/RF efficiency. The 
results, giv n in Tabl 3.4.1, show that significant improvement in efficiency is achieved 
with control up to the fourth harmonic. l Control of subsequent harmonics beyond 410, 
however, provid · only small improvements in efficiency which are d med insufficient 
to offset th orr ponding increase in circuit complexity. 
The expres ions given in (3.11) and (3.12) can also be used to derive the harmonic 
content at the output of the tripler for a non-ideal output series filt r. A perf t filter 
r sonant at 310 is assumed in the analysis in Section 2.6, giving a sinusoidal output 
IThe remaining unwanted harmonics are terminated in a hOlt-circuit to represent the worst case 
scenario. 
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(b) 
Figur 3.6: Id al ( olid) and 4, 5 and 6-harmonic approximation (dashed) of the drain 
(a) urr nt and (b) voltag waveforms of the prop os d Class E tripler. 
N, . of controlled DC/RF 
harmonics Efficiency 
50 99.4 % 
6 99.1 % 
5 97.5 % 
4 95.9 % 
3 22.9 % 
Tab} 3.1: The impa t of limiting th number of controlled harmonics on DC/ RF 
ffki n of the nov I Ias: E tripler. 
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signal. However, in practice a realisable filter will result in residual unwanted harmonic 
content at the load. The expressions given in (3.11) and (3.12) can be transformed 
through any filter transfer function, and the harmonic content at the load can be 
computed. 
3.4 .2 Output Network 
The main objective in the design of the output network was to realise a narrow-band 
load network comprising of distributed transmission line elements. The harmonic ter-
minations required for optimum operation of the novel Class E tripler were derived 
in Section 2.6, and with these taken into consideration the output load network must 
satisfy the following cri teria: 
1. The load network must present a short circuit termination at the fundamental 
switching frequency 10' 
2. The network must simultaneously present a high reactive termination at 210 and 
higher unwanted harmonics. This impedance is determined by the resonant circuit 
tuned to 310 and the shunt capacitance C chosen for the load network. 
3. The optimum complex load impedance at the third harmonic 310, given by (2.36), 
must be presented to the device. A matching circuit must transform the 50 n 
terminating impedance to this optimum impedance. 
4. All unwanted harmonics must be suppressed to a low level at the output load 
termination - typically to 20 dBc. 
5. The peak switch voltage and current must not exceed the device specifications. 
6. The topology should be easily realisable in microstrip technology and contain as 
few points as possible of potential failure. 
Th total shunt capacitance of the load network can be provided by the parasitic ca-
pacitance, Cds of the device, along with additional external shunt capacitance for a 
higher output power. Output power was shown to be inversely proportional to drain 
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bias level, Voo and shunt capacitance, C (2.41). Voo is chosen to maximise the swing 
of th switch voltage and is limited by the device breakdown voltage at the positive 
excursion, and by eventual draw of drain current during the negative excursion. A value 
of i th n chosen according to the output power required, whilst ensuring that the 
peak drain current does not xceed the maximum current rating of the device ((2.33) 
and (2 .37)) , and that the maximum frequency for optimum class E operation (2.40) is 
not xcecded. 
It was shown in Se tion 3.4.1, that limiting harmonic control to the fourth harmonic 
provides a good approximation to the drain voltage and current waveforms required for 
high efficiency operation . The design of the output networks in the following section 
were accordingly limited to the manipulation of the harmonic impedances up to the 
fourth harmonic to avoid unnecessary complexity of the tripler. 
3.4.3 Input Network 
Several strategies have b n r ported for the optimum design of input matching net-
works for frequency multipliers. These include choosing the correct gate bias voltage 
and input power level for a particular load angle in the case of classical multipliers [2] , 
or for particular clipping effect of the drain current to maximise the required harmonic 
[29, 30]. Large signal input conjugate matching at the fundamental frequency has also 
been reported with the remaining unwanted harmonics terminated in a short-circuit 
[1, 20 38, 97, 98, 99]. Shorting of the unwanted harmonics is a popular choice to 
overcome di tortion of the drive signal due to the nonlinear intrinsic capacitance of the 
d vice, gs ' The nonlinearity of Cgs for the FPD750 pHEMT with intrinsic gate volt-
age, Vgsi, and drain voltage, Vdsi, is plotted in Figure 3.7. Nonlinear compensation of 
gs has al 0 been r ported by incorporating a diode at the input of the device in order 
to ret rieve the sinusoidal drive waveform [53]. Reflective networks have also proven to 
be succe sful in maximising conversion gain. This technique reflects the unwant d har-
moni back into the input of the transistor for reamplifi ation and augmentation of the 
power at th r qui red harmonic through constructive interference at the output. This 
has been r parted for both doublers [5 , 100, 101, 102, 103] and triplers [31, 41, 59, 60]. 
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Figur 3.7: onlinear intrin ic input capacitance, gs, of the FPD750 pHEMT device 
plott d as a fun tion of intrin ic gate-source voltage, Vgsi , and drain-source voltag , 
dsi (as btained fr m th TOM3 model). 
E cir uits however, it is the witching of the device that is of 
paramount importan e for p ak cir uit performance. The onu i therefore placed on 
th wav form in order to obtain optimal witching of the device, 
rather than th r fI tiv naLur of harmonics for upplem ntary augmentation at the 
utpu . quare driv waveform is ideal and is popularly implemented as a Class F 
cir uit as Lh driv r tage to a lass E amplifier [104, 105, 1061. This, however, results 
in a larg r numb r f FET devices and a larger circuit area which are both undesirable 
wh n att mpting t minimi e co t . However, a more prorni ing drive network has been 
prop - d for F amplifiers [521. It was hown that significant signal distortion 
at th gat of th d vi au ed by the nonlin arity of the input capacitance with 
appli d input voltag . Thi in turn aus th duty cycle to deviate from the optimum 
o o/c ,ith orr ponding degradation in performance. However, instead of horting the 
unwan d harmoni to rover th original inusoidal driv the nonlinearity is used 
inst ad t hap th dri waveform into a quar waveform. An approximation to a 
qu wa ~ rm i a hi ved if th input n twork pr en a short circuit at 210 and 
410 to th input f th devi e. 
cti n 2.4, onventional clas E triplcrs requir a r ctangular drive wave-
~ rm in rd r to su tain the three on utive p aks in Ids throughout th on-period 
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which accounts for 83% of the total time period. Previously published reports of class 
E fr quency multipliers (in this case, a doubler), however, assume a sinusoidal drive 
waveform in order to simplify the calculations for bias and input power to achieve the 
required 75% duty cycle [47, 49, 50]. This requires much higher input power levels in 
order to support the expected drain current waveform (20.7 dBm - 23.5 dBm). The 
difficulty in achieving a 75% duty cycle [51] and the observed high 210 content at the 
input, are attributed to the feedback of 210 from the output via Cgd. Consequently, 
a refle t ive 210 n twork at the input is suggested for future improvements. However, 
as discussed in chapter 2, it is evident that the problem arises from the significant dis-
tortion of th drive waveform resulting from the nonlinear Cgs, which causes the duty 
cycle to deviate from its optimum value. Indeed, this is re-iterated in the fact that the 
optimum operation of the doubler reported in [49, 50] was achieved for a duty cycle of 
4%, suggesting that non-linear m chanisms other than the switching of the device were 
th dominant harmonic gen rator. 
In tllis work , it is recognised that the input network must be designed not only to 
provide a fundamental conjugate match to 50 n at the supplied input power level for 
maximum gain, but also to ov r ome the significant distortion of the input drive signal 
resulting from the nonlinear intrinsic input capacitance, Cgs, of the device. The input 
network mu t be designed to shape the input drive into a square waveform in order to 
drive the transistor efficiently as a switch with 50% duty cycle. A further requirement 
is to ensure that the gradient of the rising edge of the input square drive must be sharp 
enough to follow the steep rise in drain current up to its peak value at the beginning of 
the on period. Failure to m t this requirement results in the drain current and voltage 
waveforms deviating from their ideal shape, resulting in suboptimal operation. 
In addition, ref rring to Figur 3.2, it can be seen that the input waveform must be 
designed to driv the gate to a sufficiently negative voltage to ensure maximum negative 
excursion of Vds whilst avoiding forward biasing the gate-drain diode, and also to a 
uffici ntly posit ive voltage to provide maximum excursion of the drain current without 
forward biasing the gate-source diode. This can be realised through careful selection 
of input power I vel and gat bias point, along with the degree of conjugate match 
achieved at the fundamental switching frequency. 
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3.4.4 Bias Point and Bias Network 
Gate bias voltage, VGG , is chosen such that the active device is biased at or near 
pinch-off so that, coupled with the input wave-shaping network and input power level, 
a square drive with appropriate amplitude is provided to the input of the device to 
turn it sufficiently on and off. Drain bias, VDD , is chosen to ensure that adequate 
output power at the third harmonic is delivered to the load according to (2.42), and 
also to ensure that "ds does not swing beyond the zero-current region of the negative 
quadrant of the I-V curve. The design of the gate and drain bias circuitry must ensure 
a constant supply of VGG and VDD, as well as provide gate current, 1Gs, and sufficient 
drain current, lDS , pertaining to the design of the circuit. The gate, in particular, must 
be protect d by limiting the gate current if the device goes into forward conduction or 
suffers voltage spikes from the power supplies: The bias circuitry can also be designed 
to ensure stability of the circuit, and also provide isolation from feedback between the 
gate and drain of the device. 
A typical bias circuit design consists of a high impedance, quarter-wavelength line at 
the operating frequency with a broadband shunt radial stub at its apex. However, this 
structure re-resonates at harmonics of the operating frequency and is unsuitable in the 
design of multi-harmonic controlled circuits. Several methods to implement the bias 
circuitry for class E networks to overcome this problem have been reported. One such 
method is to provide the bias through a large inductor acting as an RF choke [77]. 
At higher frequencies however, it becomes increasingly difficult to implement a large 
enough inductor for RF isolation with a sufficiently high self-resonant frequency. In such 
cases, the load impedance and harmonic impedances presented to the device must be 
tuned to account for the finite RF choke. Another popular method is to implement the 
bias f edlines in microstrip and to include these lines as part of the matching networks 
[107][62]. 
This t chnique was used in a first iteration of the fabricated novel triplers, which incor-
porated a bias network that consisted of a length of transmission line terminated with 
decoupling capacitors, as shown in Figure 3.8. The impedance presented by the bias 
line was used to tune the output load impedance and hence contribute to the overall 
optimum impedance presented to the device. However, it can be seen that the inter-
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action of th d oupling capacitor caused the response of the load network to deviate 
from it required haracteri ti, pecially at the higher harmonic. This was due to the 
If-r onant fr qu n y of th individual capacitor interacting to produce a re pon e 
mu h r m ved fr m that pect d. 
For th purp of pra ti al tuning it was therefore deemed prudent to i olate the bias 
ir uitr from th matching network at all the consider d harmonics. To achieve this, 
a 11 twork of high impedanc lin and radial stub was d ign d to provide sufficient 
i olation from th mat hing n twork at the fundam ntal and at ach subsequent har-
moni up 0410' Thi was achieved by n uring a return I of at least -20 dB at each 
harm ch matic of the bias n twork with imulated in ertion loss and return 
10 provided in Figur 3.9. A 1 kO r sistor was additionally included in the 
gat bi to provid ad gre of gate protection. 
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Figure 3. : (a) h matic repre ntation of the bias network implemented for the 
input and output networks of th first generat ion tripler and (b) imulated in ertion 
10 (r ) and me ured insertion 108 of the output load network with all d oupling 
apa ito in plac (blu) and with only the 24 pF and 100 pF decoupling capacitors in 
pIa ( en) I arly howing variation of the load network r ponse with capacitor. 
3.5 ir uit Implementation 
ral t hniqu to r ali th multi-harmonic imp danc of a microwav class E 
amplifi r in l11i r trip hav b n publi hed. Th e include traightforward lurnped-
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Figur 3.9: (a) chematic r pr entation of the bias n twork implemented for the input 
and utput network of the tripler and (b) simulated return 10 (solid) and insertion 
10 (dott d) of the bias network in 50 n showing isolation of the bias from the matching 
n twork at th harmonic. 
lem nt imp\em ntation [65], quasi-lumped topologi [77], and distributed transmission 
line impl mentations [10 ,109]. In the case of the class E multiplier in [50, 51] a 
p 'ifi d ign m thodology for th transmission line network is not given. The output 
load n twork i obtain d from arbitrary simulations performed to satisfy the calculated 
impedan e r quir ment . 
In this \ ork th r ign methodologie are outlin d for implementation of the 
no el las E tripl 1.'. Investigation into the lumped-element and quasi-lumped element 
approa h ' highlighted diffi ulti in obtaining the optimum impedances simultane-
ou 1 at multipl harmonic due to the elf-r onant frequency inherent in the former 
ase and th narrowband nature of the latter. Hence, distributed transmi ion line 
impl ID ntation of the output and input load networks was hosen. 
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3.5.1 Tripler Design 1 
3 .5 .1.1 Output Network 
The output network in tIlls de ign presents the most compact solution, but with corre-
spondingly reduced independent control over the individual harmonics. It consists of a 
quart r-wavelength line at the fundamental wruch forms part of a single-pole coupled-
lin filter resonant at the third harmonic, as shown in Figure 3.10. At the fundamental 
frequency 10, the op n circuit of the ),/4 line is transformed to a short circuit at the 
output of the device, whilst open-circuits are presented at the unwanted harmonics 210 
and 410 ' The coupled-line filter is then optimised such that the 50 n termination is 
tran lated through the fi lter and the quarter-wavelength line to the optimum class E 
impedance at the third harmonic, 310. This achieves simultaneous harmonic filtering 
and optimum 310 load termination in a single structure, thus benefiting circuit size as 
well as matcrung network insertion loss, leading to improved efficiency. The coupled-
lin filter also functions as a DC block, therefore eliminating the need for a DC blocking 
capacitor in the output matching circuit. 
The resulting harmonic impedances presented to the output of the device are shown in 
Figur 3.11(a) , and the S-parameters of the structure are shown in Figure 3.11(b). At 
3/0, an insertion loss of 1.2 dB is achieved with a return loss of -12.5 dB. The bond wire 
inductances and bond pad parasitics are accounted for in the design of the network, 
and the drain bias lin is placed at an optimised distance from the device along TL1 
to produce minimal interference with the matching circuit. 
3.5.1.2 Inpu t Network 
Short cir uit terminations at 210 and 4/0 are required to be presented to the input of 
the devi e, with a omplex conjugate match at 10 , as discussed in Section 3.4.3. This 
r quirement can potentially be met by the compact input structure shown in Figure 
3.12. A >../4 line at 10 is terminated in a parallel resonant circuit tuned at 10. Th 
>./4 line translates th short-circuit termination provided by tIllS resonant circuit at 
210 and 410 to the input of the device, whilst being optimised to provide a conjugate 
match at 10 ' However, an initial it ration of the combined input and output circuit 
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proved this structure to be not only difficult to design due to the low number of design 
param ters involved, but also quite sensitive to circuit manufacturing tolerances. The 
high sensitivity was attributed to both input and output matching networks having 
the lowest possible independent harmonic control , with slight variations in structure 
producing pronounced effects on all the important harmonics. This structure would be 
highly suited for strict tolerance implementations such as MMIC, though a less sensitive 
alternative is required for the low tolerances involved with hybrid MIC implementation. 
Resonant 
at fo 
~ 
-11-
11 = )J4 at f. 
Z. = { sIc at 2fo• 4fo 
on Zopt at fa 
Figure 3.12: Sch matic of a potential input matching network for tripler design 1. 
In tead a ladder network was chosen to implement the input network in order to provide 
more indep ndent control of the harmonics, with more microstrip sections available to 
optimi e the performance of the circuit. The input network was derived from Richard's 
theorem, which allows the synthesis of commensurate distributed transmission lines, 
analogous to the ladd r synthesis of lumped networks [110]. The transmission matrix 
of a unit element (V.E.) of lossless transmission line of characteristic impedance ZQ, 
and commensurate one delay of r, can be given as, 
(3.17) 
wher ..\ is Richard 's variable defined in relation to the complex variable p = .iw, 
..\ = tanh rp = j tan e. (3.18) 
Benc , if z( ..\) is a positive, real driving impedance, then a V.E. of characteristic 
Circuit Implem entation 89 :1 Novel Class E Tripler - Design Techniques 
impedance z(l) can always be extracted in cascade from z(>.) (as shown in Figure 
3.13), leaving a remainder of, 
~ r _____ J~ 
zo;r 
~ .. [ } ..... ~ 
-.- _. 
(a) 
Z(>.) - >'z(l) 
Zl(>') = z(l) z(l) _ >.z(>.)· (3.19) 
Z(A)U ~) ~ z,,< :: r I N I 
z.(A.) 
(b) (c) 
Figure 3.13: Richards theorem: (a) a unit element (U.E.) of characteristic impedance 
Zo and delay T , (b) driving point impedance z(>.) and (c) extraction of U.E.s jn cascade. 
The polynomial for the required driving point impedance of the input network is con-
structed by placing the harmonics to be shorted (e.g. 210) as zeroes, and those to be 
open-circuited (e.g. 310) as poles. It is given by, 
>.( >.2 + tan2 20) 
z(>.) = (>.2 + tan2 0)(>.2 + tan2 30)' (3.20) 
wh re a term relating to the fourth harmonic, 410, has had to be excluded in order 
to obtain a solution pertaining to realisable widths of the lines within the limits of 
manufacturing tolerances and the limit imposed by (3.5). The characteristic impedances 
for U.E.s are derived for an electrical length of 20° at the fundamental frequency, to 
obtain r alisable line widths. The short-circuit normalized impedances are computed 
to be, 
Z l = 0.3762 Z2 = 0.4528 
Z3 = 0.3052 Z4 = 0.6355. 
The e impedances are de-normalized with respect to 50 n, and initial values for the 
!in widths are calculated using (3.4), with final optimisation performed in ADS once 
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the complete input circuit is constructed. The transfer matrix of the complete cascade 
structure is computed by expressing each of the U.E.s in the form given by (3.17) and 
performing matrix multiplication. This gives, 
[ T ] = [ 0.234 0.4
0
08j ] . 
2.45j 
(3.21) 
In order for this structure to act as an impedance inverter at fo to transform the 50 n 
load to the conjugate match at the input of the device, the transfer matrix must be of 
the form , 
[ 
0 jZo' 0 ] [T] = ~ 
Zo 
(3.22) 
where Zo is the characteristic impedance of the impedance inverter. Therefore, a ca-
pacitor is required in cascade with the structure, 
= [ 0.234 
2.45j [ 1 0 ] = [ 0 jZo ] CinvP 1 -fa 0 (3.23) 
The shunt capacitance, Cinv , is denormalised with respect to 50 n and frequency 1 GHz, 
to give 0.75 pF so that the overall transfer matrix of the complete cascade structure 
at fo is of the form given in (3.22). In order for Cinv to only be presented at fo, with 
a short-circuit termination presented to the remaining harmonics, a parallel resonant 
circuit at fo is implemented, as shown in Figure 3.14. The impedance transforming 
capacitor, Cinv , can be absorbed into the parallel resonant circuit, and in this design an 
8 pF capacitance replaces the parallel resonant circuit to realize a low pass filter at the 
fundamental. The open circuit stubs that are implemented to realise this capacitance 
are also optimised to provide enhanced suppression of the unwanted harmonics by 
selecting the lengths to be quarter wavelengths at 2fo and 3fo to provide a short-circuit 
to ground. A schematic of the input matching network is given in Figure 3.14. 
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1 
sic at 2f,. 4f, 
Zin = ZoP. at f, 
O/C at 3f, 
Figure 3.14: Sch matic of the input matching network for tripler design 1. 
3.5.1.3 Complete microstrip circuit 
EM simulations of the input and output sections along with the bias circuit are per-
formed for the final optimisation of the tripler, and the complete layout of the design 
is given in Figure 3.15. Detail of the line dim nsions of the matching networks are 
given in Appendix E. Optimum operation of the tripler is achieved at a gate bias of 
-1.9 V and a drain bias of 0.4 V, and a plot of simulated circuit performance with 
input power level is giv n in Figure 3.16. Switched-mode operation of the multiplier is 
clearly evident at an input power level of 1.1 dBm, where the output power, conversion 
gain a nd drain efficiency begin to increase rapidly. F\nther increase is seen at a power 
level of 4 dBm , where optimum switching of the device is achieved and conversion gain 
(above 0 dB) i observed. 
A maximum drain efficiency of 63 o/c , 28.9 o/c PAE and 2.7 dB conversion gain at an 
input power level of 4.6 dBm is expected with a draw of 21 mA of DC drain current. 
The corr ponding drain voltage and current waveforms along with the input voltage 
driving wav form at this operating point are shown in Figure 3.16. 2 It can be seen 
that the requisit squat' drive is achieved for efficient switching of the device at a 50 
% duty cycle. A sufficient negative gate drive is also obtained to allow for maximum 
negative swing of Vets , with minimal draw of lds, as discussed in Section 3.4.3. The 
drain voltage and urrent waveforms are seen to be displaced in time such that l ets is 
a maximum when Vd is a minimum, and vice-v rsa, therefore nsuring a high drain 
2ft mu t be noted tha t Id. (and Vd. ) is measured at the terminals of the device. Hence, referring 
to Figure 2.1, this current is essentially 10 +11, which leads to the characteristic 'bump' in the current 
in the region where tbe device is off, as seen in Figure 3.16. This effect is more pronounced in deSigns 
that implement a larger proportion of the required shunt capacitance, C, as the parasitic capacitance, 
Cd., of the devi e. 
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fficiency. Simulated harmonic rejection levels at the load of the tripler are shown to 
be better than 26.8 dBc. The highest unwanted harmonic occurs at 910 due to the 
re-resonance of the coupled-line filter. 
ne Illock 
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F igure 3.15: Complete Microstrip layout of tripler design 1 (not to scale). 
3.5.2 Tripler Design 2 
3.5.2 .1 Output Network 
This de ign provides an added degree of independent harmonic control by implement-
ing the input as well as the output networks as commensurate transmission lines using 
Richard s theorem. The input network is designed as described for the previous topol-
ogy. Th polynomial for the driving point impedance for the output network is given 
by, 
(A2 + tan2 0)(A2 + tan2 30) 
Z{A) = A(A2 + tan2 20)(A2 + tan2 40)' (3.24) 
The haracteristic impedances for the U .E.s are derived for an electrical length of 15° at 
the fundamental frequency, to obtain widths of the lines that are practically realisable. 
The op n- ircuit normalised impedance are, 
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Z()1 = 0.4019 Z02 = 0.5261 Z()3 = 0.3126 
Z()4 = 0.6844 Z05 = 0.2089. 
These impedances are de-normalized with respect to 50 n, and the transfer matrix 
of the structure is calculated. In this case, the structure must act as an impedance 
inverter at the third harmonic in order to transform the terminating 50n impedance to 
the required optimum class E impedance of (2.36). A 0.66 nH series inductor is needed 
for the overall transfer matrix to be of the form given in (3.22), and is implemented by 
a short length of high impedance microstrip line. In order for the inductor to only be 
presented to the third harmonic, a series resonant circuit at 3/0 is implemented using 
a single-pole parallel-line coupled structure, as shown in Figure 3.17. The coupled-line 
filter is then optimised such that the 50n termination is translated through the filter 
and the commensurate transmission line structure, to the optimum class E impedance 
at 3/0 at the drain of the device. As in design 1, the filter also functions as a DC block, 
therefore eliminating the need for a DC blocking capacitor in the output matching 
circuit. 
The resulting harmonic impedances presented to the output of the device are shown in 
Figure 3.18(a), and the S-parameters of the structure are shown in Figure 3.18(b). At 
3/0, an insertion loss of 1.5 dB is achieved with a return loss of -10.1 dB. The bond wire 
inductances and bond pad parasitics are accounted for in the design of the network, 
and the drain bias line is placed at an optimised distance from the device along TL1 
to produce minimal interference with the matching circuit. 
3.5.2.2 Complete microstrip circuit 
Final EM optimisation of the tripler is performed, and the complete layout of the design 
including input, output and bias networks, is shown in Figure 3.19. Details of the line 
dimensions of th matching networks are given in Appendix E. In this case, optimum 
operation of the tripler is achieved at a gate bias of -1.57 V and a drain bias of 0.8 V. 
A plot of simulated circuit performance with input power level is given in Figure 3.20. 
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Figure 3.17: ch matic of the output matching network for tripler design 2. 
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Onset of switching operation of the multiplier is clearly evident at an input power level 
of -0.2 dBm, where the output power, conversion gain and drain efficiency begin to 
increase rapidly. Optimum switching is achieved at an input power of approximately 
0.7 dBm, after which the output power level is near constant with increasing input 
power. Conversion gain and PAE consequently decrease with increasing input power 
as a direct result. 
A maximum drain efficiency of 63.5 % , 56.1 % PAE and 8.6 dB conversion gain at an 
input power level of 0.7 dBm is expected with a draw of 17 mA of DC drain current. The 
corresponding drain voltage and current waveforms along with the input voltage driving 
waveform at this operating point are shown in Figure 3.20. The input drive waveform 
is shown to achieve the required switching duty cycle of 50 %, whilst simultaneously 
achieving sufficient positive swing at the gate for device turn-on, and sufficient negative 
swing to allow maximum negative excursion of Vds with rllinimal draw of lds . The drain 
current and voltage waveforms are seen to have rllinimal overlap, such that maximum 
Ids occurs when Vds is minimal, and vice-versa, therefore ensuring a high drain efficiency, 
Simulated harmonic rejection levels at the load of the tripler are shown to be better 
than 36.7 dBc. 
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Figure 3.19: Compl te Microstrip layout of tripler design 2 (not to scale). 
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3.5.3 Tripler Design 3 
3.5.3.1 Output Network 
The third design presents the greatest independent harmonic control by dedicating spe-
cific st ructures in the network to the control of individual harmonics. However, this also 
leads to a correspondingly larger circuit area. A schematic representation of the output 
load network is shown in Figure 3.21. The short-circuit termination required at fo can 
potentially be implemented via a quarter-wavelength open-circuit stub. However, this 
structure also resonates at every odd integer multiple of the fundamental switching 
frequency, which in turn will interfere with the optimum terminations required at the 
remaining harmonics. The fundamental trap is, therefore, implemented by a stepped 
impedance quarter wavelength open-circuit stub in order to shift the harmonic reso-
nance of the structure to lie beyond the fourth harmonic of the switching frequency. At 
resonance, the ratio of the characteristic impedances of two sections is related to their 
electrical length by3, 
Z2 2 
Zl = tan (J. (3.25) 
The electrical length is chosen to be 30° at the fundamental, so that the first re-
resonance occurs at the fifth harmonic. This also ensures that at 3fo, the stepped-
impedance stub acts as an open-circuit. The ratio of the impedances is , therefore, 3:1 
and Zl is chosen to be 50 O. A network of quarter wavelength open circuit stubs at 
the second and fourth harmonics is then used to present open circuits at these two 
harmonics. A series. ),,/4 line at 2fo is followed by an open circuit stub resonant at 
2fo. This is followed by a series ),,/4 line at 4fo and an open circuit stub resonant 
at 4fo. The impedance looking into this structure is therefore an open circuit at the 
second and fourth harmonics. A matching network beyond this is used to transform 
the terminat ing 50 0 impedance to the optimum impedance given by (2.36) . 
The resulting harmonic impedances presented to the output of the device are shown in 
Figur 3.22(a), and the S-parameters of the structure are shown in Figure 3.22(b). At 
3This r lationship is derived in Appendix D 
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310, an insertion loss of 0.6 dB is achieved with a return loss of -12.1 dB. The bond wire 
inductances and bond pad parasitics are accounted for in the design of the network, 
and the drain bias line is placed at an optimised distance from the device along TL1 
to produce minimal interference with the matching circuit. 
3.5.3.2 Input Network 
The input network is also implemented with a network of open-circuit stubs, as shown 
in Figure 3.23, in order to provide short-circuit terminations at the second and fourth 
harmonics. A series line of >../2 at 210 is followed by an open-circuit stub of length >../2 
at 210, This is followed by a series line of >../2 at 410 and an open-circuit stub of length 
>../2 at 410. A matching network is implemented beyond this to transform the 50 n 
internal impedance of the power generator to the conjugate match of the fundamental 
at the gate terminal of the device. 
3.5.3.3 Complete microstrip circuit 
The input and output sections along with the bias circuit are combined, and the com-
plete layout of the design is shown in Figure 3.24. Details of the line dimensions of the 
matching networks are given in Appendix E. For this design, optimum operation of 
the tripler is achieved at a gate bias of -1.48 V and a drain bias of 0.75 V. A plot of 
simulated circuit performance with input power level is shown in Figure 3.25. 
Switched-mode operation of the multiplier is clearly evident for input power levels above 
0.3 dBm,' where the output power and conversion gain begin to increase rapidly. Above 
an input power level of approximately 2 dBm, the rate of increase of output power 
begins to decline, with corresponding decrease in conversion gain and PAE. 
From the simulations, a maximum drain efficiency of 68.3 % , 55.4 % PAE and 6.67 
dB conversion gain at an input power level of 4.05 dBm is expected, with a DC drain 
supply current of 23 mA. The drain voltage and current waveforms along with the input 
voltag driving waveform at this operating point are shown in Figur 3.25. The drive 
waveform achieved resembles the requisite square-wave for optimum switching of the 
device with a 50 % duty cycle. It also provides adequate turn-on voltage at the gate, 
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Figure 3.21: hematic of the output matching network for tripler design 3. 
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F igure 3.23: Schematic of the input matching network for tripler design 3. 
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F igure 3.24: Complete Microstrip layout of tripler design 3 (not to scale). 
and sufficient turn-off voltage to ensure a maximum negative swing in Vds with minimal 
simultaneous draw of I ds . The drain voltage and current waveforms are shown to have 
minimal overlap in time, with maximum l ds occuring at a time when Vds is minimal, 
and vice-versa, therefore ensuring a high drain efficiency. Harmonic rejection levels at 
the output of the tripler are shown to be better than 19.2 dBc. 
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3.5.4 Discussion 
The three topologies outlined here vary in inherent degree of independence between 
the harmonics. A large degree of independence between the harmonics is essential to 
obtain the correct harmonic t rminations simultaneously at the four harmonics for a 
high ffici ncy at a particular output power. A lower degr e of harmonic independence 
and microstrip sections may lead to a high achievable drain efficiency, but at only 
certain output power levels. The thre designs presented are all optimised for high 
drain efficiency, with achievable conversion gain and output power a reflection on the 
scope offer d by the topology. 
It must be noted that the design of the input and output matching networks are not 
indep ndent, and are designed in sympathy to ensure proper switching of the d vice to 
achieve the optimum expected output response, as discussed in Section 3.4.3. 
The compact output structure of design 1 provid sufficient harmonic rejection levels 
(below 26. dBc) due to the coupled-line filter, whilst simultaneously providing the 
required terminations to the output of the device at the unwanted harmonics, and 
corr ct load impedance at 3/0' A result of the small circuit size, however, is the 
corr sponding low number of design parameters available which limits the po sibilities 
for optimisation of both drain efficiency and output power. That is, high efficiency 
is achieved through the correct relative terminations of the harmonics (shown ideally 
in Figure 2.15) , and a high output power is achieved by placement of the harmonics 
pertaining to a higher overall output capacitance, C, along the load contour. However, 
due to the limited scope of the structure, a restricted range of harmonic placement 
is available to the designer, resulting in a good achievable efficiency of 63 %, but a 
comparatively lower conversion gain of 2.7 dB. Also, as previously mentioned, providing 
the required harmonic terminations simultaneously through a single structure results in 
high en itivity to circuit parameters. This is because slight variation due to tolerances 
has a combined effect on all the harmonics, thus departing quite significantly from the 
d sign. 
An improv d degree of harmonic independence is offered by the load network of design 
2, but with a corr pondingly larger circuit size and complexity. Adequate harmonic 
rejection levels of 36.7 dBc is achieved with the coupl d-line structure, and a high drain 
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efficiency of 63.5 % is expected. The improved harmonic independence, however, is 
evident in the much improved expected conversion gain of 8.6 dB at an input power 
level of 0.7 dBm, with the circuit capable of being optimised for both a high drain 
efficiency and output power. 
The network topology of design 3 provides individual structures to the control of each 
of the harmonics, therefore providing the most harmonic independence with improved 
scope of simultaneous high achievable drain efficiency and output power. A maximum 
drain efficiency of 6 .3 % is expected with a corresponding conversion gain of 6.67 
dB at an .input power level of 4.05 dBm. The harmonic rejection levels, however, are 
om promised at 19.2 dBc, mainly due to the presence of high fundamental and seventh 
harmonic components at the load termination. The rejection levels provided by the 
stepped impedance quarter-wavelength line is not sufficient, and can be enhanced by 
providing a greater impedance ratio given in (3.25), and is demonstrated in an improved 
ircuit presented in the next chapter. The insertion loss of the output network at 310, 
however is much improved at 0.6 dB compared to 1.2 dB and 1.5 dB of d signs 1 and 
2 respectiv ly, due to the ab ence of a coupled-line structure. 
A ensitivity analysis was performed for all three designs, in order to predict the per-
entage hange in tripler performance from the optimum cases with a 1 % change in 
design variables. Th results are summarised in Table 3.5.4. It is seen that the most 
sen itive structur for both designs 1 and 2 is the coupled-line filter. In design 1, the 
fi t s tion of the filter (102 in Figure 3.10) produces the most change in circuit per-
forman ,resulting in a 23 % reduction in drain efficiency, with the second section of 
the filt r (L3 in Figure 3.10) resulting in a 10.5 % reduction. As xpected, design 2 
i comparativ Iy less nsitiv, with the first s ction of the filter (l06 in Figure 3.17) 
resulting in a 2.7 % reduction in drain efficiency, and the second section (l07 in Figure 
3.17) producing a 5.2 % reduction. As expected, design 3 provides the least sensitive 
alt rnativ with the most harmonic independence, with the 4/0 stub (L06 in Figur 3.21) 
produ ing a 0.47 % decrease in drain efficiency, and the 3/0 matching stub (L08 in Figure 
3.21) producing aLl % reduction. 
It must also be noted that the unwanted output harmonic terminations presented by 
all thr design are indep nd nt of the terminating 50 n load. This implies that any 
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Drain Efficiency Output Power Gain 
Design 1 
l02 23.4 % 10.5 % 15.7 % 
t03 10.5 % 6.8 % 10.2 % 
Design 2 
l06 2.7 % 5.5 % 2.6 % 
l07 5.2 % 13.8 % 6.5 % 
Design 3 
l06 0.47 % 3.6 % 2.0 % 
l08 1.1 % 1.6 % 0.9 % 
Table 3.2: Sensitivity Analysis of the Tripler Designs - percentage change in tripler 
performance with 1 % change in the most sensitive circuit parameters. 
circuit that immediately follows the tripler (for e.g. a mixer) needs only be matched at 
310 , thus easing the requirem nts for the interstage matching circuitry. 
3.6 Conclusions 
This chapter has provided a comprehensive discussion of all design aspects for the 
proposed class E triplers. Measurements of the chosen pHEMT device demonstrate the 
suitability of the TOM3 model in the design of class E triplers. The impact of device 
size on circuit performance is discussed and the corresponding compromises in drain 
efficiency, conversion gain and output power are identified. 
Subsequent assessment of potential circuit technologies favours microstrip implemen-
tation of the tripler over lumped element or quasi-lumped alternatives, due to the 
self-r onant properties of the former and narrow-band nature of the latter. 
Design consideration for the microstrip tripler are then presented, with an evaluation 
of the trade-offs involv d by limiting the number of controlled harmonics. It is shown 
that ontral of th first four harmonics provides a sufficient ompromise betw en tripler 
performance and circuit complexity. 
A study into the requirem nts of the input and output matching networks and the bias 
networks is included, and with these taken into consideration, three microstrip tripler 
designs are proposed. Simulations of the three designs demonstrate their potential to 
achiev high drain fficienci and adequate harmonic rej ction levels. With the circuits 
optimi for maximum drain efficiency, the achievable output powers and conversion 
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gains of the three designs are shown to be dependent on the degree of harmonic inde-
pendence inherent in the load networks. The greater the harmonic independence, the 
greater the possibility for simultaneous high output power and drain efficiency; however 
as shown, this also leads to an increase in circuit size and complexity. 
The following chapter details the practical demonstration of the three 3 GHz triplers, 
including circuit fabrication techniques and measured results. 
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Chapter 4 
Realisation and Evaluation of the Novel 
Frequency Thiplers 
4.1 Introduction 
Simulations of the three proof-of-concept 3 GHz class E tripler designs presented in 
Chapter 3 demonstrated their potential for high achievable drain efficiency, output 
power and conversion gain with suitable harmonic rejection levels. This chapter de-
tails the practical implementation of the triplers, inCluding circuit fabrication proce-
dures, measurement set-up and experimental characterisation. This is the first reported 
demonstration of class E frequency triplers, with all three designs achieving better than 
the previous highest reported drain efficiency, and two designs also bettering the highest 
reported conversion gain for microwave frequency triplers. 
4.2 Circuit Fabrication 
The input and output matching circuits of the three tripler designs described in Chapter 
3, were realised on 31 mil RT/Duroid 5880, with a dielectric constant (€r) of 2.2 and 
metallisation thickness of 0.017 mm. The circuits were mounted on an aluminium block 
for mechanical support and to provide grounding. 
For the first iteration of the circuits, a bare-die FPD750 device was mounted onto a 
thin vertical microstrip line between the input and output matching circuits, and screws 
were used to ground the copper strip to the aluminium block beneath. The source of 
the device was then wire-bonded to the microstrip line. However, a degradation in 
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performance of these circuits was observed, and attributed in part to the unforeseen 
additional inductance introduced by the threads of the screws. Additional source in-
ductance is detrimental to the tripler performance, as the optimum multiharmonic 
impedances presented to both input and output of the device are altered. 
In view of this, an improved structure for die attachment and grounding was designed. 
An elevated ridge in the aluminium ground block was introduced (as shown in Figure 
4.1), which incorporates a small platform to which the device is attached using silver 
epoxy. The input and output matching circuits are positioned on either side of the 
ridge, and the gate and drain of the device are wire-bonded to these respectively. The 
source is grounded by wire-bonding to gold discs that are mounted on the ground ridge 
and attached using conductive silver epoxy. This arrangement, shown in Figure 4.2, 
provides a more direct connection of the source to the ground. This not only reduces 
the parasitic source inductance but allows more accurate modelling of the connection 
to ensure optimum impedance is presented to the device. Wire-bonding was performed 
using a Kulicke and Soffa Industries wedge-bonding station, with 17 /-tm diameter gold 
wire that is ultrasonically fused at each end to form a low resistance electrical connection 
between th device and microstrip circuit. Bondwire inductance is estimated to be 0.9 
nH/mm, according to (3.8). 
Source Grounding 
Gold discs Platform 
Input Circuit 
Platform 
640 
-500~m 
Device Platform 
Output Circuit 
Platform 
Figure 4.1: Aluminium ground block designed to house a bare-die FPD750 pHEMT 
device and the fabricated RT /Duroid input and output matching circuits, in order to 
minimise the parasitic effects introduced through interconnections between the circuit 
and devic (not to scale). 
Passive components, including the decoupling capacitors of 1 pF, 100 pF, 1 nF and 100 
nF, and DC blocking capaci tors are soldered to the microstrip. ATC Broadband 520L 
Measurement etup 
Ground Plate 
Ridge 
Gold disc 
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Output 
Matching 
Circuit 
FPD 750 
Bare die 
Figur 4. 2: Photograph of th FPD750 bare-die pHEMT device bonded to the external 
mat hing n twork and almninium ground block. 
10 nF ap i ors are u ed as DC block and xhibit an insertion loss of better than 0.6 
dB up to 10 GIIz. SMA onnectors ar used to connect RF measurement ports to the 
input and utput port of the cir uits. 
4.3 M asur ment Setup 
Th m tup u d for characterisation of the fabricated microwave frequency 
4 .. A Thurlby-Thandar DC power supply unit was used to 
pr vid bias f r th g t and drain of the device. A dual-supply bias was used to allow 
th gat to b bias d at pin h-off voltage before the drain bias is applied, in order to 
uffi i nt ontrol on th d vic . Prior to RF measurements being perform d, 
th tabilit of th d vi was ensur d by terminating the input with a 50 n load and 
m 111 ring th utput of the ir uit with the HP8593E pectrum analyser. A sweep 
of gat and dra in bias v r the xp ted range of volt ages affirmed the stability of the 
d I . 
r RP rn ur ID nt an HP 340A ignal generator was used to provide the input RF 
igna) at th fundam ntal fr qu ncy of 1 GHz. The output power of the tripler at the 
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hird harmoni and th unwant d harmonic rejection levels were measured using the 
II 93E p trum anal er. 
j RF ffici nc ("'DC/ RF) Power-added-efficiency (P E), overall effi iency ("'overaLd 
and onv r ion gain ar alculated using (1.8) - (1.11) given in Chapter 1. 
DC Power Supply 
(Thurtby-Thandar) 
PL310QMD 
Signal Generator 
HP8340A 
DUT 
Spectrum Analyser 
HP6593E 
Figur 4.3: 1 asur m nt tup of the hybrid MIC elas E frequency tripl rs. 
4.4 Exp r im ntal Charact risation 
4.4.1 'fripl r D ign 1 
ph togr ph f th fabri at d hybrid MIC tripl r i hown in Figure 4.4, detailing 
h 
and th RF 
n tru tion f th t t ir uit including th aluminium mounting block 
o input and output matching circuit gate and drain biasing network 
nn tors f r connection to the measur ment port. DCjRF ffi-
of h tripl r was m ur cl as a function of RF input power drain bias voltage 
D and g t bi oltag, Vcc. 
Pr limiJlar m asur m nts of the tripler indicated that optimum performance occurs 
at a \ it 'hing fr jU n 'Y of 990 MHz, an of[ t of 10 MHz from the design valu . Initial 
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measurements also revealed that optimum operation is achieved at Vcc = -1.9 V, 
which is in excellent agreement with that predicted. With the gate first biased at -1.9 
V, TJDC/RF was measured as a function of input power level and VDD , and the results 
are shown in Figure 4.5. It can be seen that maximum TJDC/RF is achieved at VDD = 0.5 
V, which agrees relatively well with the predicted value of 0.4 V. The onset of switching 
behaviour of the class E tripler is clearly evident with the rapid increase in TJDC/RF as 
the input power is increased from 1.7 dBm to 2.7 dBm. Optimum switching of the 
device is achieved for input power levels above 3.2 dBm, where drain efficiency reaches 
a peak value of 29 %. 
The circuit was then biased at VDD = 0.5 V, and drain efficiency was measured for a 
range of input power levels and values of Vcc . The results are plotted in Figure 4.6, 
where it can be seen that maximum TJDC/RF is achieved at a gate bias level of -1.9 
V. At this operating bias point, optimum switching of the circuit is achieved for input 
power levels above 2.7 dBm. Also apparent is that as Vcc is decreased, higher input 
power levels are required for the onset of switched-mode operation of the tripler. This 
is because larger drive levels are required at lower gate bias levels in order to sufficiently 
turn on the device. 
A cross-section of the optimum TJDC/RF, PAE and conversion gain performance achi ved 
for the operating point of VDD = 0.5 V and Vcc = -1.9 V, is shown in Figure 4.7(a). 
A rapid rise in conversion gain and PAE is observed for input levels above 2.7 dBm, 
indicating switched-mode operation of the tripler. A clear distinction between off and 
on states is demonstrated, with PAE and conversion gain achieving positive values for 
input power levels above 2.7 dEmo A maximum unprecedented TJDC/RF of 29 % is 
achieved, with a conversion gain of 1.8 dB at an input power level of 3.2 dBm, with a 
simultaneous PAE of 9.6 %. The overall efficiency is measured to be 24 %, and a low 
DC drain current of 22 mA is drawn at this optimum operating point. 
Figur 4.7(b) depicts the measured output power levels at the load at the desired 
harmonic 3fo, and the unwanted harmonics fo, 2fo and 4fo, as a function of input 
power level. The rapid increase in output power at 3fo as input power is increased 
above 2.7 dBm indicates optimum switched-mode operation of the device, as expected 
from the previous measurements. Above 2.7 dBm, the unwanted harmonic rejection 
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levels are shown to be better than 23 dBc. Further increases in input power beyond 3.2 
dBm do not result in an increase in output power as expected, due to switched-mode 
operation being achieved and the maximum output power deliverable from the load 
network being obtain d. This results in a decrease in conversion gain and PAE beyond 
an input power level of 3.2 dBm, as seen in Figure 4.7(a). 
The output power spectrum of the tripler at the optimum operating point of VDD = 0.5 
V, Vac = - 1.9 V and input power of 3.2 dBm, is shown in Figure 4.8. Unwanted 
harmonic rejection levels are shown up to the fifth harmonic, and are better than 23 
dBc. 
The fabricated tripler presented in this section is the first ever demonstration of a class 
E frequency tripler, and achieves the highest reported drain efficiency to date for a 
microwave tripler (see Table 4.1, Section 4.5). The low featured drain supply voltage of 
0.5 V, a DC current consumption of 22 mA, and a low required input power level of 3.2 
dBm makes it particularly suitable for power-critical systems in wireless applications 
(as discussed in chapter 1) . The tripler also features a high output power at the third 
harmonic with sufficient rejection of the unwanted harmonics. 
As predicted in chapter 3, however, the performance of the tripler is quite sensitive to 
circuit parameters, resulting in a deviation from expected performance. A measured 
offset of 10 MHz in fundamental frequency of operation can be seen to be partly due to 
the mismatch in measured and modelled S-parameters of the output matching circuit at 
the relevant harmonics, as shown in Figure 4.9. It can be seen that 990 MHz provides 
a closer match to the required terminations, especially at 310 and 410· Variations in 
device characteristics can also contribute to the shift from expected performance, with 
a measured pinch-off voltage of -0.85 V compared to a modelled value of -1.0 V, leading 
to a lower than expected input power for switched-mode operation. Additionally, where 
a DC drain current, lDS, of 219 mA is expected at VDD = 0.5 V and Vcc = 0 V, a 
current of only 197 mA was obtained, indicating a higher than expected on-resistance, 
with sub equent reduction in drain efficiency and output power. 
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Circuit 
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Circuit 
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F igur .: Phot graph of th fabricated hybrid MIC implementation of Frequency 
n 'ipl r D ' ign 1. Th ir uit m asures 7.5 cm by 11.5 cm. 
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Figure 4.8: Tripler Design 1: Measured output power spectrum at optimum bias of 
Vcc = - 1.9 V and VDD = 0.5 V and input power level of 3.2 dBm. Harmonic rejection 
I v Is are better than 23 dBc. (This plot is taken directly from the HP8593E spectrum 
analyser and does not account for the losses measured in the RF coaxial cables and a 
known rror in measurement displayed by the HP8593E spectrum analyser. The total 
losses amount to 1.2 dBm.) 
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Modelled 
D. I GIIz (fo) 
+ 2 GHz (2fo) 
X 3 Gllz (3fo) 
o 4 GTlz (4fo) 
Modelled 
D. I GHz (fo) 
+ 2 GlIz (2fo) 
X 3 GHz (3fo) 
o 4 GHz (4fo) 
Measured 
D. I GHz (fo) 
+ 2 GIIz (2/;,) 
X 3 GIIz. (3fo) 
o 4 GIIz (4fo) 
Measured 
D. 0.99 G IIz. (fo) 
+ 1.98 GlIz (2fo) 
X 2.97 GIIz (3 fo) 
o 3.96 GHz (4fo) 
Figur 4.: ( ) M 'ur d and modell d impedanc pr ent to the device by the 
utput mal hing Jl twork at the r quired harmonic 3fo and unwanted harmonics fo, 
2fo and <lfo at fo = 1 GIIz and (b) m asur d at fo = 0.99 GHz and modelled at fo = 1 
Hz. 
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A photograph of the fabricated hybrid MIC implementation of design 2 is shown in 
Figure 4.10, detailing the complete setup, similar in construction to design 1. 
Preliminary measur ments of the tripler revealed optimum operation occured at a gate 
bias voltage of -1.4 V, which agrees well with the simulated operating point of Vaa = 
- 1.54 V. A switching frequency of 999 MHz was found to provide the best tripler 
performance, an offset of 1 MHz from the design value. The variation of measured 
TlDC/RF as a function of RF input power and drain bias voltage, VDD, at Vaa = -1.4 
V, is depicted in Figure 4.11. There is clearly a higher TlDe/RF obtained for VDD = 0.8 
V, in good agreement with the predicted performance. The onset of switched-mode 
behaviour of the tripJ r is clearly evident with a rapid increase in TlDe/RF as the input 
power is increased from -3.8 dBm to -2.8 dBm. Optimum switching of the device is 
observed for input power levels above -1.8 dBm. 
With drain bias voltage then set at VDD = 0.8 V, TlDe/RF was measured as function 
of RF input power and gate bias voltage, Vaa· Measured results are shown in Figure 
4.11, where as xpected, maximum TlDe/RF is achieved at a gate bias level of -1.4 V. At 
this operating point, optimum switching operation of the tripler is achieved above an 
input power I vel of -1.8 dBm. It can also be seen that as Vaa is decreased, the onset 
of switched-mode operation occurs for higher levels of input power, as larger drive is 
requir to sufficiently turn the device on. 
Figure 4.13(a) shows a cross-section of measured TlDe/RF , PAE and conversion gain for 
th optimum bias profile of Vaa = -1.4 V and VDD = 0.8 V. As RF input power is 
incr ased from -3.8 dBm to -2.8 dBm, a rapid increase in TlDe/RF, PAE and conversion 
gain indicates optimum switching of the device and class E operation of the circuit, 
with a lear di tinction b tween off and on states. An exceptional maximum TlDe/RF of 
47 % i achi ved at an input power level of -0.3 dBm, with a simultaneous PAE of 37.2 
o/c and onversion gain of 6.8 dB. The overall efficiency at this optimum operating point 
is measured to be 42.8 %, with a DC drain current of 12 mA. A maximum conversion 
gain of 8.6 dB is obtained at an input power level of -2.8 dB, with a corresponding 
drain ffi i n y of 43 % and PAE of 37 %. 
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Figure 4.13(b) depicts measured output power at the load at the required harmonic, 
3fo, and the unwanted harmonics, fo, 2fo and 4fo, as a function of input power level. 
The sharp increase in output power at 3fo as the input power is increased from -3.8 
dBm to -3.3 dBm is in accordance with the efficiency and gain trends seen in Figure 
4.13(a) , and suggests that switching of the device is achieved at these power levels. 
Above -2.8 dBm the output power is nearly constant and corresponds to the optimum 
output power that the load network is designed to provide. Harmonic rejection levels 
are shown to be better than 34 dBc above an input power level of -2.8 dBm. 
The output power spectrum of the tripler at the optimum operating profile of Vac = 
-1.4 V and VDD = 0.8 V at an input power of -0.3 dBm, is shown in Figure 4.14. 
Unwanted harmonic rejection levels are shown up to the fifth harmonic, and are better 
than 34.1 dBc. 
The tripler pres nted is one of the first reported demonstrations of a class E frequency 
tripler. It achi v s an unprecedented drain efficiency of 47 %, with the next most 
efficient tripler reported at 16 % ( e Table 4.1, Section 4.5). It simultaneously achieves 
a high conversion gain of 6.8 dB, with a maximum achievable conversion gain of 8.6 dB, 
the highest reported conversion gain figures for a microwave frequency tripler. With a 
low required drain supply bias of 0.8 V, a DC consumption of 12 rnA, and a low requir d 
input power level of -0.3 dBm, this design clearly demonstrates its advantages in power-
critical s st ms (such as wireless applications). The tripler also achieves exceptional 
unwanted harmonic rejection at 34.1 dBc, with a high third harmonic output power 
lev I of 6.5 dBm. 
M asured and modell d S-parameters of the output matching circuit at the relevant 
harmonics are shown in Figure 4.15, where it can be seen that a satisfactory correlation 
j achieved up to the third harmonic. A resonance in the drain bias structure at the 
fourth harmonic was tuned out during EM optimisation of the output matching circuit; 
however, from Figur 4.15 it is evident that more accurate simulations are required to 
provide a b tt r match at 4fo· Variations in device performance were also noted, with 
a lower than xpected pinch-off voltage of -0.8 V, leading to a reduced input power 
level for the onset of switched-mode behaviour. 
RF .. 
Gate Bias 
Circuit 
DC Blocking 
Capacitor 
Decoupling 
Capacitors 
Input Matching 
Circuit 
FPD 750 
pHEMT 
4 Realisation and Evaluation of the Novel 
121 Frequency Triplers 
Decoupling 
Capacitors 
Output Matching 
Circuit 
Drain Bias 
Circuit 
RFOJr 
Figur 4. 1 : Ph tograph of th fabri ated hybrid MIC implem ntation of Frequency 
Trip\ r i n 2. Th ir uit m ur 7.5 cm by 12.1 cm. 
Exp rim ental Chamcteri ation 
50 
--~ 
~ 
c: 
Q) 
·0 
le 
uJ 
~ 
~ 
0 
3 
2 
E 
ID ~ 0 
iD 
~ -1 
0... 
"5 
0. -2 
£ 
-3 
-4 
48 
46 
44 
42 
40 
38 
36 
34 
32 
30 
28 
26 
24 
22 
20 
18 
16 
14 
12 
o~ 
0.70 0.75 
\I 
Do (\I) 
0.80 
122 
(a) 
0.85 
Voo (V) 
(b) 
0.90 
4 Realisation and Evaluation of the Novel 
Frequency TripLers 
1.00 
0.95 1.00 
F ig ur 4.11: Trip\ r 0 ign 2: M asured (a) Drain effi i n y vs. drain bias (VDD) 
and inpu p w r \ v I for Vcc = - 1.4 and (b) ontour plot of the sam . Maximum 
ffi i IlCY i ' a hi v cl at VD D = O. at an input power lev I of -0.3 dBm. 
E 
50 
48 
46 
44 
42 
40 
38 
~ 36 
34 ~ 32 c 
.8 30 
lE 28 
UJ 26 
~ ~ g 20 
16 
16 
14 
12 
10 
-1.50 
3 
2 
IX) 
~ 0 
~ -1 
a.. 
"5 
0. -2 
.s 
-1.50 
-1.45 
-1.40 
-1.45 
123 
4 Realisation and Evaluation of the Novel 
Frequency Tripl ers 
-120 
(a) 
-1.40 -1 .35 -1 .30 
VGG (V) 
(b) 
-1.25 -120 
25.00 
20.00 
15.00 
10.00 
Figur 4.12: Trip) r 0 ign 2: M asured (a) Drain effici ncy v. gate bias (Vcc) 
and input p \ r 1 I for VDD = O. V, and (b) contour plot of the sam . Maximum 
effi ci n i a hi v d a t c = - 1. V at an input power I vel of -0.3 dBm. 
Expenmental Chamcteri ation 
50 
45 
40 
35 
-~ 
- 30 
~ g 25 
·u 
lE w 20 
15 
10 
5 
124 
4 Realisation and Evalu.ation of the Novel 
Frequency Tripl ers 
--- DC/RF Efficiency 
PAE 
--- Gain 
9 
8 
7 
6 
5 
4 
3 
2 
1 
-m 
"U 
---c om 
C> 
O~-r~~~-r~--~~~--r-~~--r-~~~~~-r~ 0 
E 
CO 
'U 
---
-5 
10 
o 
iD -10 
~ 
o 
n. 
-20 
-4 -3 
-3 
-2 -1 o 
RF Input Power (dBm) 
(a) 
-2 -1 0 
RF Input Power (dBm) 
(b) 
2 3 4 
2 3 4 
igur 1.13: Trip! r D ign 2: M ured (a) Drain efficiency, Power- dded-Effi i ncy 
and ain lnpu pow r and (b) Output power at 310 and unwanted harmonic 
1 at ptimum bias 1 vel of VGG = - 1.4 V and VDD = O. v. 
Experimental Characterisation 
10 
0 
-E 
CO 
-10 
"C 
---.... 
a> ;: 
-20 0 
a.. 
..-
::J 
a. 
-30 ..-
::J 
0 
-40 
-so 
2 
125 
3 
4 Realisation and Evaluation of the Novel 
Frequency Triplers 
4 5 
Frequency (GHz) 
Figure 4.14: Tripler Design 2: Measured output power spectrum at optimum bias of 
Vcc = -1.4 V and VDD = 0.8 V and input power level of -0.3 dBm. Harmonic rejection 
levels are better than 34 dBc. (This plot is taken directly from the HP8593E spectrum 
analys r, and does not account for the losses measured in the RF coaxial cables and a 
known error in measurement displayed by the HP8593E spectrum analyser. The total 
losses amount to 1.2 dBm.) 
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The fabricated hybrid MIC implementation of design 3 is shown in Figure 4.16, and 
is similar in construction to the two designs discussed previously. Characterisation of 
the tripler involved measuring the drain efficiency as a function of RF input power, 
drain bias, VDD and gate bias, Vaa, along with output power levels at the wanted and 
unwanted harmonics. 
Initial indications showed that a gate bias voltage of -1.35 V provided optimum tripler 
performance, and agrees relatively well with the predicted value of -1.48 V. With Vaa 
set at -1.35 V, the variation in drain efficiency as a function ofRF input power and VDD 
was measured and is depicted in Figure 4.17. It can be seen that optimum operation of 
the tripler is achieved at VDD = 0.9 V, and at input power levels above 2.2 dBm. Above 
an input power level of 4.2 dBm, however, drain efficiency is seen to decrease and can 
be attributed to the excessive input drive level incident at the gate of the device that 
causes the drive waveform to deviate from its optimum switching characteristic. 
Th tripler is then biased at VDD = 0.9 V, and drain efficiency is measured for a range 
of input power levels and values of Vaa, as shown in Figure 4.18. A higher drain 
effici ncy is clearly achieved at Vaa = -1.35 V for input power levels above 1.7 dBm. 
The optimum bias profile for design 3 is found to be Vaa = -1.35 V and VDD = 0.9 
V, and the performance of the tripler in terms of drain efficiency, PAE and conve~sion 
gain at this operating point is shown in Figure 4.19(a). A maximum drain efficiency 
of 59.7% is measured at an input power level of 3.7 dBm, with a simultaneous PAE of 
48.4 % and a conversion gain of 7.22 dB. Overall efficiency at this optimum operating 
point is measured to be 53.6 % , with a DC drain current of 23 mA. A maximum 
conversion gain of 8.6 dB is achieved at an input power level of -0.8 dBm with 38.5 % 
drain efficiency. 
The output power measured at the required harmonic, 310, and unwanted harmonics, 
10, 210 and 410 as a function of input power at the optimum bias profile, is shown 
in Figur 4.19(b). The output power at 310 is relatively constant with input power, 
indicating switching operation of the class E circuit. Harmonic rejection levels are 
shown to be better than 19.5 dBc. Figure 4.20 shows the output spectrum of the 
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tripler at the optimum input power level of 3.7 dBm. Harmonic rejection at fo is 19.5 
dBc, and is the least suppressed of the unwanted harmonics, as expected from the 
simulations. Improv d harmonic suppression of the fundamental could potentially be 
achieved by choosing a larger impedance ratio of, ~, of the stepped impedance stub. 
Tripler design 3 simultaneously achieves the highest reported drain efficiency and con-
version gain to date for a microwave frequency tripler. A peak performance of 59.7 % 
drain efficiency and conversion gain of 7.22 dB is achieved at an output power of 10.92 
dBm, with a maximum conversion gain of 8.6 dB obtained with 38 % drain efficiency 
at an output power of 7.8 dBm. Peak performance is achieved at a low drain supply 
voltage of 0.9 V and a DC consumption of 23 mA at a low input power level of 3.7 dBm, 
proving it to be a particularly advantageous solution in power-critical systems such as 
wirele s communications, as discussed in Chapter 1. A comparison of measured and 
modelled S-parameters of th output matching circuit is shown in Figure 4.21, where 
a relatively good correlation is achieved. The circuit is, as expected, less sensitive to 
circuit variations, with errors caused by manufacturing tolerances or inaccurate EM 
simulations for a part of the matching network pertaining to one harmonic, having a 
low repercussion on the terminations of the remaining harmonics. 
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Figure 4.20: Tripler Design 3: Measured output power sp ctrum at optimum bias f 
Vcc = - 1.35 V and VDD = 0.9 V and input power lev I of 3.7 dBm. Harmonic r d tion 
level are better than 19.5 dBc. (This plot is tak n directly from the HP 593E p trum 
analyser, and does not account for the losses measured in the RF coaxial abIes and a 
known error in measurement displayed by the HP8593E spectrum analy cr. Th total 
loss s amount to 1.2 dBm.) 
134 
-4 Realisation and Evaluation of the Novel 
Frequency Triplers 
Modelled 
I:::.. 1 GHz (fo) 
+ 2 GHz (2fo) 
X 3 GHz (3[0) 
o 4 GHz (4fo) 
Measured 
I:::.. 1.002 GHz (fo) 
+ 2.004 GHz (2fo) 
X 3.006 GHL (3fo) 
o 4.008 GHz (4fo) 
ig ur ipJ r D ign 3: Modelled and m asured impedances presented to the 
cl , i h h II pu J1J thing n twork at th r quired harmonic, 310 and unwanted 
he rm Hi ' fa, 2fo I:lnd fo· 
Conclusions 
4.5 Conclusions 
135 
4 Realisation and Evaluation of the Novel 
Frequency Triplers 
The thre designed 3 GHz proof-of-concept triplers were successfully fabricated as hy-
brid MIC on RT/ Duroid 5880. Aluminium mounting blocks were design d spe ifically 
to minimis and allow accurate modelling of the parasitic effects of th interconnects 
b tw en the discrete FPD750 pHEMT device and the input and output matching cir-
cuits. The parasitic inductance associated with the interconnect between source and 
ground was found to be a critical factor in performance degradation of the tripl rs, 
as it provides an additional feedback mechanism between the input and output of the 
tripler, and alt rs the optimum imp dances presented to the device by the matching 
networks. 
Systematic m asur mcnts of the triplers demonstrated that each one individually achieve 
the high st reported DC-to-RF fficiency figures to date for microwve frequ ncy triplers. 
De igns 2 and 3 also exceed the highest reported conversion gains, as hown in Table 
4.1. Each design featur a low required drain supply voltage DC consumption and 
requir input power level, with adequate unwanted harmonic r jection, making them 
strongly viable solutions for power-critical systems. 
Design 1 was een to b the most sensitive to variations ill circuit parameters as pre-
dicted, sugg ting a high tolerance implementation, such as MMIC, i requir d for 
this d ign. Manufacturing tolerances and inaccurate EM optimisation led to a signifi-
cant mismatch in measured and modelled S-parameters of the output matching circuit, 
cau ing a deviation from expected tripler performance. A better match in measured 
and modell d output network S-parameters was achieved with designs 2 and 3, with 
a high r d gr of ind pend nce b tween the significant harmonics, resulting in a le s 
pronoun ed d vi~tion from the expected performance. Variations in devic p rformance 
wer a l 0 noted , with a low r than xpected pinch-off voltage and higher on-r istance 
al 0 ausing a d partur from xpect d performance. 
Triplers Device fo /GHz Pinput /dBm Poutput /dBm Conversion Gain /dB 1JDcIRF Year 
Le [42] GaAsFET 2.5 +4 +1.6 -2.4 13 % 1992 
Henkus [55] MESFET 2.8-3.5 +10 -0.4 -10.4 1.5 % 1993 
Zhao [38] MESFET 5 +10.2 +3.7 -6.5 2% 1995 
Zhang [31] pHEMT 11.5 0 -6 -6 1996 
Von Stein [56] GaAs MESFET 2 +6 +2.4 -3.64 1996 
Fudem [29] GaAsFET 14 +23.6 +12.5 -11.1 1998 
Thibaud [57] pHEMT 11.5-13 +10 1999 
O'Ciardha [30] pHEMT 18.7 +17.5 +3.5 -14.0 2000 
Mima [401 pHEMT 2.95 +0.1 +3 +2.9 2000 
Beaulieu [44] HBT 9.5 +15 +10 -5 5% 2000 
Madriz [58] pHEMT 2.125 -1 +3.1 +4.1 10 % 2000 
Boudiaf [59] pHEMT 12.6 +6.5 +3.1 -3.4 11% 2000 
Penn [43] MESFET 2.3 +8 +7.3 -0.7 4% 2001 
Allen [27J pHEMT 24.3 +17 0 -17 2003 
Bunz [60] HEMT 1. 78-2.25 +3.0 +3.5 +0.5 2004 
Johnson [41J pHEMT 2.94 +4 +7.67 +3.67 2005 : 
Chiu [61] pHEMT 12.0 +14 +5 -9 16 % 2006 
I 
This work 
I Design 1 pHEMT 1.0 +3.2 +5.0 +1.8 29 % 2007 
Design 2 pHEMT 1.0 -0.3 +6.5 +6.8 47 % 2007 
Design 3 pHEM! ____ 1.0 +3.7 +10.9 + 7.22 59.7 % 2007 
Thble 4.1: A comparison of previously published results for frequency triplers and the results obtained in this work. 
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Chapter 5 
Conclusions and Future Work 
5.1 Summary and Conclusions 
The main objective of this work was to investigate and develop circuit techniques that 
lead to the success ful implementation of high efficiency class E frequency multiplier. 
With ext nsive research carried out into design techniques for high efficiency operat ion 
of power amplifiers, frequency multipliers have seen relatively little investigation in 
terms of optimum d sign procedures. Investigation of higher order multipliers (>x2) 
in particular have been relatively limited, with doublers being favoured in t rms of 
simpler design and lower circuit complexity. Prevalent design techniques involve load-
pull optimisation, which provide an improvement in conversion gain on the classical 
approach introduced by Maas [2], by providing alternative harmonic terminations to 
maximi the power at the required harmonic. However, as discussed in Chapter 1, this 
procedure is dep ndent on trial and error iterations with no set systematic procedure to 
obtain the optimum d ign, making it a time-consuming and costly process. In addition, 
it has b en shown to be quite sensitive to the device used, the adopted procedur and 
sequence of harmoni impedance optimisation. 
With a shift in focus from achieving high conversion gain and output power to high 
drain fficiency in the design of frequency multipliers, Class E designs were seen to 
offer a viabl a lternative with explicit closed-form design equations for high achievable 
ffici ncy, allowing a useful initial design and a definite design plan oft red for the 
harmoni terminations. The optimum duty cycle, D, of an NLh harmonic multiplier is 
giv n as, 
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(5.1) 
As discussed in Chapter 2, for higher multiplication factors , the duty cycle required 
becomes progressively smaller, implying a larger input drive is required for sufficient 
switching of the device. This not only compromises the conv rsion gain but also in-
creas the hanc of undesirable forward conduction, therefore limiting most com-
mercially available devices to not more than doubler operation. Achievi~g the correct 
fractional duty cycle is also complicated by the distortion of the drive signal caused by 
the the nonlinear input capacitance, Cgs , of the device. Locating the optimum bias and 
input drive levels can provide a good operating condition, however, the shape of th 
drive waveform is not controlled and optimum conditions for efficient switching of the 
device may not be achieved. Additionally, a rectangular drive waveform is r quired to 
switch the device at a small duty cycle, resulting in increased complexity of the drive 
circuitry as a rectangular drive is not easily achi ved. 
The limitations imposed by the drive requirements of the conventional class E tripl r 
can be alleviated with a 50 % duty cycle drive that is more easily implemented. How-
ever, it was shown to lead to sub-optimal tripler operation, with a required load angle 
approaching 90° for 100 % drain efficiency. 
An innovat ive class E circuit configuration has been proposed in this work that provides 
a solution to this problem by allowing a 50 % duty cycle drive with a realisable load 
angle for a theoretical 100 % efficiency operation of a frequency tripler. The load 
network is modifl d to include a fundamental harmonic trap to provid a short-circuit 
termination at fo. A result of this modification is to provide a load imp dance that is 
not purely r active. A simple yet accurate quantitative analysis of class E networks is 
first d v lop in Chapter 2 to aid in the effective evaluat ion of circuit performance. 
The novel first-order analysis was proven to be a more tangible treatment of circuit 
behaviour, providing a more intuitive description of class E operation and the harmonic 
content of the output waveforms. The analysis was shown to be adaptabl to both 
class E ampli fi rs and multipliers, of any circuit configuration and operating at any 
duty ycle. Closed-form equations for the load network are obtained providing a useful 
initial d ign, with th intuitive insights developed in the analysis serving well for 
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the final design optimisation. The analysis was verified with the successful design 
and implementat ion of a prototype lumped class E amplifier at 100 MHz, achieving a 
1JDC/RF of 78 % and PAE of 73 % with a gain of 12.6 dB. 
The novel class E tripl r configuration was then quantitatively analysed for a 50 % duty 
cycle, and a realisable load impedance angle of 73.30 was obtained, with no degradation 
of th output power from the conventional case with an optimal duty cycle of 16.7 %. 
Also hown was that, for the conventional case, the optimum harmonic impedanc 
at 3io more rapidly approaches a short-circuit termination for larger values of shunt 
capacitanc , C, compared to that of the novel tripler. A more easily achievable match 
at 3io' at th output of the device is, therefore, offered by the proposed onfiguration. 
The output waveforms of the novel tripler were also shown to be mor suited for high 
effi iency operation when considering the practical IV characteristics of a FET. The 
switch curr nt is non-negative throughout the on-period, and its total amplitude is 
small r than that of the conventional case, resulting in a lower power dissipation through 
the on-r istance of the FET. 
Chapter 3 details the design considerations involved in translating the ideal circuit de-
sign to a practical implementation of the novel tripler. The effects of choice of ac tiv 
device to implement the switch on circuit performance are discussed, and performance 
t rade-offs are evaluated in terms of device size. The Filtronic FPD750 pHEMT device 
was cho en for this work, and the associated TOM3 model was evaluated for its suit-
ability in the design of the switching frequency tripler. The measurements of the DC 
chara teri tics of the device were performed and confirmed the validity of the model 
specifically in the regions of expected operation. Microstrip implementation was chosen 
for ircuit realisation due to the pecific multi-harmonic control that can be accurately 
modell . The elf t of limiting the number of controlled harmonic terminations in th 
d sign of the tripl r was evaluated in order to reduce circuit complexity whilst main-
taining good circuit performance. It was shown that control up to the fourth harmonic 
is n e ary to avoid a large degradation in efficiency; however, beyond this the im-
provement in fficiency gained is minimal and does not justify the associated increase 
in ircuit omplexity. Considerations in the design of the input and output matching 
circuit, the bias level and bias network are then discussed. In this work, it is proposed 
to exploit the distortion caused by the nonlinear input capacitance, Cgs of the devic , 
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rather than circumvent it by shorting all unwanted harmonics. The nonlinearity is used 
to shape the drive signal to a square waveform by providing a short-circuit termination 
to 2fo and 410· This, in conjunction with a conjugate match at fo, provides efficient 
and optimum switching of the device. 
Three microstrip implementations of the novel tripler are then presented, each employ-
ing innovative input and output network microstrip solutions to realise the required 
harmonic terminations. A comprehensive design procedure is provided for each circuit, 
and simulated performance of all three designs confirm their strong potential to achieve 
simultaneous high drain efficiency and conversion gain , with sufficient harmonic rejec-
tion at the load. It was observed that, with the designs optimised for maximum drain 
efficiency, the output power and conversion gain obtained is dependent on the degree 
of inter-harmonic independence achieved by the particular design. A larger degree of 
independence between the harmonics leads to more possible solutions where high ffi-
ciency ;md high output power can be achieved. However, this also leads to increased 
circuit size and complexity, with individual circuit structures being dedicated to the 
manipulation of one harmonic. A smaller circuit size is demonstrated with a more com-
pact structur offering multi-harmonic optimal terminations; however, as made evident 
from the ensitivity analysis, this also leads to an increase in sensitivity to variations in 
circuit parameters, as a small pertubation in line dimension can cause all the harmonic 
terminations to deviat from their optimum values. 
Details of the practical demonstration of the triplers along with measured results are 
given in Chapter 4. The three circuits achieve the highest reported figures for both 
drain efficiency and conversion gai~ for microwave frequency triplers. They present 
low drain supply voltage and input power level requirements, and feature low DC 
power consumption with sufficient unwanted harmonic rejection. Design 1 pr ents 
the most compact but sensitive circuit, with a minimum number of microstrip !in 
structures providing the optimal output harmonic terminations to the device. The 
circuit achi v an exceptional maximum drain efficiency of 29 %, with a conversion 
gain of 1. dBm and overall efficiency of 24 %. Deviation from the expected results 
i attributed to th sensitivity of the circuit to variations in circuit parameters, such 
as device performance, fabrication tolerance and limitations in simulation. The circuit 
would, th r for , b nefit a high tolerance nvironment such as MMIC implementation, 
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and better device characterisation in terms of Cg8 . Design 2 achieves an unprecedented 
drain efficiency of 7 % and simultaneously achieves the highest report d conversion 
gain of 6. dB. A maximum conversion gain of 8.6 dB is also achieved with 43 % 
drain ffi i ncy, which are the highest figures reported for microwave frequency triplers. 
Design 3 achi v the highest drain efficiency of the three proposed designs, achieving 
59.7 <pC of drain efficien y and a conversion gain of 7.22 dB. A peak conversion gain of 
.6 dB i al 0 obtained with a drain efficiency of 38 %. These successful designs clearly 
demonstrate their strong suitability and applicability to power-critical syst ms. 
5.2 Recommendations for Future Work 
5.2.1 Higher Frequency Tripler 
A natural progr si on of this work will be to extend the frequency of operation of the 
triplers to a higher band of operation. Although applications involving low frequency 
multipli r an bene.fit from th e designs, for e.g. extending the phase control range 
of a ph e hifter for a WLAN phased array antenna (see Chapter 1) , extension into 
the X or Ka-band region would benefit space-borne applications. 
Investigation into the impact of f dback capacitance, Cgd can be carried out in ord r 
to assess it ft t on the optimum impedances presented to the input and output of the 
device. Th d gradation in performance by operating a device beyond the calculated 
maximum fr quency for ideal class E operation (given by (2.40)) can be quantified in 
order to ass design trade-offs in terms of choice of device and tripler performance. 
Preliminary imulations of a 12 GHz tripler that adopts the topology of design 3 were 
carried out, and the results are shown in Figure 5.1. It must be noted here that the 
1ds d pi t d in this figur is, in fact, 10+ 1i and not the instrinsic drain-source current, 
and th r for deviates from the xpected waveform. Since the operating frequency of 
this ircuit is quit c10 e to the maximum frequency for ideal class E operation for the 
FPD750 devi ,the total shunt capacitance is realised by Cds of the device, therefore 
exaggerating this ft ct. Promising results of 69 % effici ncy and 4 dB conversion gain 
at 1.16 drain upply voltag with unwanted harmonic rejection levels of 16 dBc, 
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I III nstrnt th s tr ng p t ntial for the liC ful implementation of the novel tripler 
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Appendix A 
Analysis of Conventional Class E Tripler 
A simplified h matic of a conventional Class E tripler is shown in Figure A.I. 
Vd 
RFC 
A L 
Output filter 
resonant at 3 fo 
Ic 
.......... .............. ... I / : : 0 .~---.-----0-"7lrrn1f'\ 
le 
~ ...... . '
Id C 
Figure A.l: Simple equivalent circuit of a Cla..c;s E amplifier. 
Th active device is r presented as an ideal switch, and its intrinsic output capacitance, 
Cds i includ d in the shunt capacitance, C of the load network. This is followed by an 
output series LC r onator tuned to the third harmonic of the switching frequ ncy, and 
by a omplex load imp ance ZL· The operation of the class E tripler when the switch 
is OFF is d termined by the transient response of the load network, and by the current 
flowing in the witch when it is ON. During the OFF interval, the current lnG splits 
b tw nth capa itor urrent l e, and load current 10. The capacitor C charges up and 
a voltag i produc across th capacitor and switch. The load network is designed 
145 A Analysis of Conventional Class E Tripler 
to ensure that at the nd of the OFF period, the voltage across the switch return to 
zero with z ro gradient. This ensures that at the ON transition, when the current lDc 
is split between 10 and drain current l d , the switch voltage and current do not overlap 
and no harg is I ft stored in C to dissipate into the switch. 
A.D.4 Assumptions 
Th umption ar as follows: 
1. n infinit imp ance RF hoke is provided at the bias ~ eel. This impli only 
D flow through the bias line. 
2. Th act ive d vi operat as an ideal switch, with sufficiently low on-resis tanc 
such that the switch curr nt and voltage remain unchanged, and fast enough 
wit hing tiro to allow the OFF-transition time to be n glected. 
3. Th quality fa tor of the series LC resonant circuit is high enough such that the 
load urrent is s entially sinusoidal at the harmonic frequency requir d. 
4. Th hunt apa itance ,is ideal. It can be equal to the linear equival nt of the 
nonlinear output capacitance of the device [79]. 
5. Th ircuit omponents ar ideal, implying no power dissipation occurs in th 
ircuit I m nt cept at the load resistance. The parasitic resistanc of the 
r onant ircui t can be absorbed into the load resistance. 
A.D.S Derivation of Switch Current and Voltage Waveforms 
Th urr nt in the various branches of the circuit, namely drain current ld, capa itor 
curl' nt J nd load urrent 10 ar described according to th ir harmonic content. From 
Figur .1 and th umption above, the following statements can be derived about 
the harmonic omp ition of the branch curr nts: 
1. ld ontains 11 harmonics. 
2. l e d not ontain any DC component. 
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3. 10 contains only third harmonic components. 
Nodal analysis is then performed at node A, and the following expression relating th 
branch current is obtained, 
(A.I) 
If the fourth an<;l higher harmonic components are represented by G4 (()) (as a function 
of wt) , then Id an b xpressed as, 
and, 
Id = IDc + Al sin wt + A2 cos wt + Aa sin 2wt 
+ A4 cos 2wt + 131 sin 3wt + 132 cos 3wt 
l e = - A 1 sin 2wt - A2 cos 2wt - Aa sin 2wt - A4 cos 2wt 
+ B3 sin3wt + B4 cos 3wt - G4(()) 
(A.2) 
(A.3) 
wher , w i the switching fr quency in rOOs- 1 , Al and A2 are t he coefficients of th 
fundam ntal omponent in the switch current, Aa and A4 are the coefficients of th 
second harmonic and Bl and B2 ar the coefficients of the third harmonic. B3 and B4 
are effici nt of th third harmonic in t he current through the capacitor. Substituting 
(A.2) and ( .3) into (A. I) , and valuating at the third harmonic we obtain: 
10 = - 131 sin 3wt - 132 COS 3wt - 133 sin 3wt - 134 cos 3wt (A.4) 
For a th or ti I ffi ien y of IOOo/c, th switch current and voltage are required to b 
di plac din tim with no ov rlap for minimum dissipation of power at the device. This 
impli that th following onditions must be satisfied: 
Switch ON: 
Swit h OFF: 
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l c = 0, for ° ~ 0 ~ 5; 
i d = 0, for 5; ~ 0 ~ 2rr 
wher B = wt. Th refore, from (A.2) and (A.3), during switch ON, 
G4(O) = -AI sin wt - A2 co wt - A3 sin2wt - A4 cos 2wt + 133 sin 3wt + 134 cos 3wt 
and during witch OFF: 
G,,(B) = - lDc - Al sinwt - A2 coswt - A3 sin 2wt 
- A4 cos 2wt - HI sin 3wt - 132 cos 3wt. 
Th boy xpr ions for G,,(O) are relevant when the switch is on and off respe tively, 
and an b ombin d by multiplying by the corresponding rectangular wave functions 
shown in Figur .2 to produ e a single expression for G4 (O). 
F 
1 
o 
F 
1 
o 
I C -1 ~ ( Sin ~; I - cos "3'" . ) - "6 + L..m= l mr COS nwt - mr sm nwt • 
51t 27C 
3' 
wt 
D _ Q ~oo (_ sin '3" _ cos "; - 1. ) - 6 + L.Jn=I ml' COS nwt ml' sm nwt • 
51t 27C 
3' 
wt 
Figur A.2: Harmoni ompo ition of rectangular waveforms in order to det rmine 
,,(0). 
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Thi giv 
(-Al sin wt - A2 cos wt - Aa sin 2wt - A4 cos 2wt + .H3 sin 3wt + .H4 cos 3wt) 
[
5 ( sin~ cos~ -1 )] 
. 6' + ~ - n/ cos nwt - ~7r sin 11J.JJt + 
(-IDC - Al in wt - A2 co wt - Aa sin 2wt - A4 cos 2wt - Bl sin 3wt - B2 cos 3wt) 
[
1 ( Sin ~... 1 - cos ~ )] 
. 6' + ~ n7r3 cos nwt - nIT 3 sin nwt 
Th abov xpr ion for G4 (O) cannot contain any DC, fundamental, second harmonic 
or third harmonic components, as G4(O) represents the fourth and higher harmonic 
content. Th r for the cosine and sine terms of these components in G4 (O) are quated 
to z ro to d t rmine th coefficients. An eighth relationship is obtained by conSidering 
the continuity of G4(O) at t = 0 and equating the two expressions for limt->o G4(O). 
o ffi ient ar Lh n olved in terms of lDc, and are given as, 
Al = 0.0564610c, A2 = 0 .041Dc, Aa = 0.042591DCl A4 = 0.122431Dc 
BI = 1.521210, B2 = - 0.8333IDc, Ba = 0.04959IDc , B4 = -0.16667Ioc 
Expre ion for the witch current and switch voltage can now be determined. During 
tb on-period from (A.I), 
l d = lDC -10 
57r 
for 0 < 0 < 3 (A.5) 
Th abov cl t rmin d 0 ffi i nts are substituted into (A.5) to give the switch current 
as: 
Id(O) = IDc(1 + 1.57079 sin 30 - cos 30) (A.6) 
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During th off-p riod, from (2.25): 
l e = IDc - 10 
57r 
for 3 < () < 27r (A.7) 
The witch voltag Vd acro s the shunt capacitance, C is given by, 
'xpanding th int gral nd ubstituting in the coefficient gives, 
1 ( IDC . ) Vd(O) = ~ lDcO - O.52361Dc cos 30 - -3- sm 30 - 5.75961DC (A.8) 
Th wi tch way for are depicted in Fig. 2.14. 
Th witch bi voltag VDD , is the average of the switch voltage and is found from the 
D ompon nt of th Fouri r seri of the s\vitch voltage from (A.S), and i given by, 
V lDC 
DD = 97rWC (A.9) 
A.O.6 D rivation of Load Impedance, ZL 
At th hird harmonic the voltag acro the switch, Vd, is equal to the voltage across 
th load imp dan ,Vo, th r fore, 
dl3fo = Vo = ..!:.. J (B3 sin 3() + H4 cos 3()d() 
1 
= - 3wC (O.166671DC sin 3() + O.049591Dc cos 3() 
Th hird harm ni un nt, 10 i giv n by, 
(A.IO) 
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.wit h (,lilT nt Id (:-; lid) ilnd ' v it, h v Itag Vd (dashed) of the conventional class E 
tt"ill r. ( rtllnlis I 1/ =- 1 w = 1). 
10 = 30 - 1. 70 sin30 (A.l1) 
IlC'r f n'. h' I li1lll1JlI third hnnll ni impedance required for 100% fficiency can be 
~ ullcI h ' Ih' IHli f ( .1 ) Md ( .11) and i giv n by 
Zl, - _ 1_ 0.0934e149.05° 
3w (A.12) 
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A.O.7 Output Power 
Output RF pow r at th third harmonic at the load is given by, 
(A.13) 
IO ,peak i d riv from (A.11), and substituting (A.9) in (A.13) we get, 
(1.861Dc)2 1 0 
Pout!3fo = 2 · 0.0934 . 3wC cos 49.05 
= 97l'wCVbD (A.14) 
Th otal D pow r i th product of IDC and VDD , 
and i uival nt to (A.14), thu implying 100% DC-to-RF efficiency. 
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Appendix B 
Data Sheet - FPD750 pHEMT device 
For th onv ni n of the reader, this appendix provides the technical datasheet for 
th Filtr ill FPD750 pHEMT bare-die device. 
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FPD750 
O.SW POWER pHEMT 
lute Maximum RAtings could result in permanent damage to the device. 
AulSn eutectic die attach onto a Au-plated copper beatsink or rib. 
: 1' 1111 (PI I P,,) - p,x". where 
PI : 0 Ui Power 
1'1': Rf lopUI Powcr 
I',~ ' I : RF utpul Power 
Imum I' wC( 01 lpalion to be dcHatoo as follows above 22"C: 
P IC"- 2 W - (0.015Wf'C) X Tit 
where Tit, hcal.'linJc or ambient temperature above 22' C 
ICmpcr1lturc: PfC) 1 - 2 W - (0.015 x (85 -22» = I.4W 
un N 
lh ' u i arc should be exercised during handling. Proper Electrostatic 
ulion hould be ob crved at all stages of storage, handling, assembly, and 
h uld be treated as lass lA per ESD-STMS.I-1998, Human Body Model. 
1 0 ntrol m asurcs can be found in MlL-STD-1686 and MlL-HDBK-263. 
ONS 
is gold/tin eutectic solder under a nitrogen atmosphere. Stage 
; m imum time at temperature is onc minute. The recommended 
I lh rm mpre ion wedge bonding with 0.7 or 1.0 mil (0.018 or 0.025 mm) 
I mpcmture 'h uld be 2 0-260°C. 
m y UT I 1 Filtroni Sales Representative or directly from the 
-pa.ramelers, noi e data, and large--signal models are 
All tnlormallon and speclllcatlons are subject to change without notice. 
http v.'WW.fiitrol)ic.co.uk/semis Revised: 11/17/04 
Email : soles@fi1csj.com 
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App ndix C 
TOM3 Mod 1 for FPD750 pHEMT device 
Thi app ndix pro id the TOM3 modelling report for the Filtronic FPD750 pHEMT 
bar -di d vi , pr yid by Filtronic plc. This includes model paramet rs for the 
intrin i and xtrir ic 1 ments. 
Th valu provid d for th external parasitics were adjusted to account for the bond-
wir I ngth ari ing fr m th fixtur u ed for the hybrid MICs in this proje t. Th 
valu u d ar giv n b low in Table C. 
Th xt mal par iti nt d her are bias-independent. I dExt, I gExt and I sExt 
iti indu tanc ari ing from the conn cting bondwires. CgGround1, CdGround1 
and rotmd1 ar the parasitic capacitance to ground arising from the bondwir s. 
Ig Id and I ount for th parasitic inductances due to the metallisation of th 
gat drain and our contact pads. CgGround2, CdGround2 and dsExt account 
for th P r iti apa itanc form d betw n gate flng rs and between ohmic contact 
nt the contact resistance of the ohmic contacts, with Rs al 0 
ellts th 
m tali ati n r istan of the gate Schottky contact. 
.22 fF Ig 0.155 nH 
.22 fF IsExt 0.04 oH 
51.24 fF Is 0.03655 nH 
21.96 fF Rd O. 608 n 
0.5 oH Rs 0.74 1 n 
0.055 nH Rg 1.145 n 
IgExt 0,45 oH CdsExt 0.156 fF 
Tab} . 1: ' xt rnal parasitic values of the FPD750 pHEMT device . 
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FPD750 TOM3 and TOM2 Models 24/01/2005 
iltr l1ic 
Modelling Report 
FPD750 TOM3 and TOM2 Models 
Version 1.0 
Device Design and Modelling Group 
I'i l ni om pound emiconductor Ltd. 
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Introduction 
This report describes the models for the FPD750 discrete p-HEMf device. The 
model coupled with package models (given elsewhere). The model describes the 
devicc and the inbuilt inductance provided by the connecting bond wires. The metal 
fixture up until the connecting bond wires has been de-embedded. 
Models 
Two models are provided for different simulators these are as follows: 
TOM3 
This model provide a good fit to the measured data and has an advanced charge 
form. 111i allows the TOM3 model to accurately model the device over a wide range 
of operating conditions. 
This model is recommended for use in most simulators 
TOM2 
This m del is provided for the simulators that do not include TOM3 within there 
component set. This model employs a similar charge from to the TOM3 but only has a 
simple cbarge model. Consequently I recommend this model only be used when the 
TOM3 component is not present. 
2 
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1'h 'I m tractcd for thc FPD750 discrete part is shown below: 
External Parasitics 
CgGround1 
w,the temal parasitics present in the device model: 
1 
! 
. ~ 
CdGround1 
'r - 1 I 
CdGround2 
Ig Rg 
.. ~ 
·i 
CgGround2 
Rs 
IsExt 
.. ItU t - h m l or fitted model Inc:luding external parasides 
TOM3fTOM2 
Model 
CdsExt 
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TOM3 Model Parameters 
The TOM3 model employs an excellent form for the charge relation within the p-
lIEMT discrete. Shown below are the extracted parameters for the FPD750 device: 
0.023 
0.01 Q 
on 
0.01 Q 
0.01 Q 
Tab)e 1-TOM) Mode) Parameters 
Add the e parameters to the TOM3 model placed within the external parasitics. 
5 
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pp ndix 
St pp mpedanc Stub 
Th ma.trix f tran mi ion line of electrical length B, terminat d in a load 
imp an hI. i n b 
B 1 = [ ~o~(e) jZo sin (e) 1 '
D 2 SzJ8) cos( e) (D.I) 
.. h r Zo i ' th har 
h inpu imp dan h n i giv n by, 
(D.2) 
imp ll ator hown in Figure D.I , is composed of two sections of 
i imp dan ZJ and Z2, ach of length 1. 
h input imp dan ,Zin2 1 oking into th I ngth of line of characteristic impedance 
Zz i ~ lInd b appl ing ( .2) with ZL = 00, giving, 
(D.3) 
h imp dan now the t rminating impedance for the second I ngth 
f tin Zl' Th r for the total input impedance of th 
an ' ub, Z,n(total), an be omputed by applying (D.2) with ZL s t to 
( . ) 
ig ur 
imp 
.1: h \lIati 
I ' ZI and Z2. with 
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Z,n(","") --------- . 
W/ 
.. ~ 
Z/ I 
Zoal ------- --
+ 
_. ~ 
D Stepped Impedance Stub 
I 
f th 
h 
tepped impedance resonator of characteristic 
tion of 1 ngth l. 
Zin(total) = -~~.----- (D.4) 
th ru tur ts 
( .5) his gi 
= --~~------ (D.5) 
a hort circuit, resulting in Z in(total) = O. From 
'/ . 20 '/ 20 F..Il In = LJ2 os I 
Z2 2 
... ZI = tan e. 
(D.6) 
(D.7) 
h imp an rati Z2: Z\ , an then be chosen to gen rate an electrical length, 
o \ hi h i tion of the t pp d impedance stub. The ratio chosen 
162 D Stepped Impedance Stub 
\ ill d p nd n h r lIlr r r onanc of the structure, which occurs at a frequency 
tri a1 1 n h j qual to (1 0° - 0). 
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p mll. l dUll 'n~i Ill> r th \ illpu and u put matching networks of tripler designs 1, 
_ aud 3 af ' pr \'id{'Ci in lti. pp lldix. 
L W 
(mm) (mm) 
TL1 14.18 1.8 
TL2 6.16 4.88 
TL3 7.68 0.67 
TL4 12.06 0.99 
inv & 45.3 2.1 
Tank ircuit 20.42 2.59 
(h tfl\lI nu i 11 lin onstituting the matching networks 
ign t. 
164 E Circuit Dimensions 
OUTPUT L W S INPUT L W 
(mm) (mm) (mm) (mm) (mm) 
TL1 8.31 1.52 - TL1 14.54 3.18 
TL2 9.52 2.22 - TL2 7.39 4.89 
TL3 7.26 12.17 - TL3 7.71 0.88 
TL4 6.81 4.87 - TL4 14.28 2.5 
TL5 10.36 6.6 - Cinv & 49.06 1.74 
L inv 2.0 2.0 - Tank Circuit 17.25 2.5 
CL1 12.02 2.0 0.51 - - -
CL2 23.18 2.0 0.4 - - -
TL6 4.2 2.4 - - -
-
Table E.2: Dimensions of the t ransmission lines constituting the matching n tw rks 
of Tripler design 2. 
OUTPUT L W INPUT L W 
(mm) (mm) (mm) (mm) 
TL1 13.34 2.34 TL1 4.53 1.2 
TL2 8.41 23.33 TL2 18.10 0.6 
TL3 33.36 2.3 TL3 24.48 1.18 
TL4 27.70 0.6 TL4 14.06 1.36 
TL5 9.07 2.59 TL5 12.82 2.01 
TL6 . 9.78 1.81 TL6 7.1 5.0 
TL7 5.72 0.58 TL7 4.0 2.4 
TL8 13.78 1.46 - - -
TL9 2.5 2.4 - - -
Table E.3: Dimensions of the transmission lines constituting th matching network 
of Tripl r design 3. 
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1. E.Sandhiya, D. Denis and Le. Hunter , "Novel Design Methodology for High 
Eillcien y Class E Microwave Frequency Triplers," IEEE MTT- Int rnational 
Microwave Symposium Digest, pp 1825-1828, June 2006. 
2. E.Sandhiya, D. D nis and I.e. Hunter, "Class E Microwav Ft qu n y ipl rs," 
Filtronic Engin ering Symposium, nkley UK, September 2006. 
3. E.sandhiya, I.C. Hunt r and R.D. Pollard, "Analysis and D ign of N v 1 High 
,ill iency lass ' Mi rowave Frequency Triplers," (submitted to th lEE Tran-
actions) . 
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